CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 08/01/09 12:03:22
Modified files:
target-mips: exec.h
Log message:
Fix typo which broke MIPS32R2 64-bit FPU support.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 08/01/08 18:11:09
Modified files:
target-mips: op_helper.c
Log message:
Fix broken absoluteness check for cabs.d.*.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 08/01/04 17:52:57
Modified files:
target-mips: helper.c
Log message:
Handle some more exception types.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 08/01/03 21:26:24
Modified files:
target-mips: helper.c
Log message:
Fix exception debug output.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/30 15:36:58
Modified files:
target-mips: cpu.h exec.h translate.c
Log message:
MIPS COP1X (and related) instructions, by Richard Sandiford.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/28 12:35:05
Modified files:
target-mips: translate_init.c
Log message:
Set FCR0.F64 for MIPS64R2-generic, by Richard Sandiford.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/26 19:34:03
Modified files:
target-mips: cpu.h helper.c
Log message:
De-cruft exception definitions, and implement nicer debug output.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/25 17:32:46
Modified files:
target-mips: translate_init.c
Log message:
5K and 20K are Release 1 CPUs.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/25 20:46:56
Modified files:
target-mips: exec.h mips-defs.h op.c op_helper.c translate.c
translate_init.c
Log message:
Support for VR5432, and some of its
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/24 14:33:57
Modified files:
target-mips: translate_init.c
Log message:
Fix CCRes value for 20Kc.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/25 03:13:56
Modified files:
target-mips: cpu.h helper.c op.c translate_init.c
Log message:
Improved PABITS handling, and config register fixes.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/25 03:18:20
Modified files:
target-mips: op_helper.c
Log message:
Avoid host FPE for overflowing division on MIPS, by Richard Sandiford.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/17 03:50:28
Modified files:
target-mips: TODO
Log message:
Update MIPS TODO. The mipsnet failure is caused by a kernel bug.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/17 03:53:42
Modified files:
target-mips: TODO
Log message:
MIPS TODO: mention unimplemented system controllers.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/12/02 07:14:18
Modified files:
target-mips: mips-defs.h
Log message:
Larger physical address space for 32-bit MIPS.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/26 09:01:34
Modified files:
target-mips: translate.c
Log message:
Micro-optimize back-to-back store-load sequences.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/22 15:10:22
Modified files:
target-mips: translate.c
Log message:
Optimize the conventional move operation.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/22 00:34:37
Modified files:
target-mips: helper.c
Log message:
Fix off-by-one address checks in MIPS64 MMU, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/19 16:10:33
Modified files:
target-mips: translate_init.c
Log message:
Add older 4Km variants.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Paul Brook pbrook 07/11/17 14:53:06
Modified files:
target-mips: fop_template.c op.c op_helper.c
Log message:
Fix int/float inconsistencies.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/18 03:19:59
Modified files:
target-mips: translate_init.c
Log message:
Use a valid PRid.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/18 03:36:07
Modified files:
target-mips: op.c op_helper.c translate.c
Log message:
Fix MIPS64 R2 instructions.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/14 03:11:17
Modified files:
target-mips: translate_init.c
Log message:
Introduce 4KEm configuration with fixed MMU mapping. Delete bogus
INSN_DSP
flags.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/09 23:09:41
Modified files:
target-mips: exec.h fop_template.c op.c op_mem.c
op_template.c
Log message:
Use FORCE_RET, scrap RETURN which was implemented
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/11/08 16:44:01
Modified files:
target-mips: translate.c
Log message:
Formatting fix.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/29 09:38:43
Modified files:
target-mips: translate_init.c
Log message:
Preliminary MIPS64R2 mode.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/29 00:49:32
Modified files:
target-mips: op.c
Log message:
Restrict CP0_PerfCnt to legal values.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/29 02:57:19
Modified files:
target-mips: helper.c
Log message:
Fix logic bug which broke TLBL/TLBS handling somewhat.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/27 13:05:54
Modified files:
target-mips: exec.h op.c op_helper.c
Added files:
. : host-utils.h
Log message:
Add sharable clz/clo inline functions and use them
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 13:15:33
Modified files:
target-mips: translate.c
Log message:
Switch bc1any* instructions off if no MIPS-3D is implemented.
CVSWeb URLs:
Thiemo Seufer a écrit :
CVSROOT: /sources/qemu
Module name: qemu
Changes by: Thiemo Seufer ths 07/10/23 13:15:33
Modified files:
target-mips: translate.c
Log message:
Switch bc1any* instructions off if no MIPS-3D is implemented.
CVSWeb URLs:
Aurelien Jarno wrote:
Thiemo Seufer a écrit :
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 13:15:33
Modified files:
target-mips: translate.c
Log message:
Switch bc1any* instructions off if no MIPS-3D is implemented.
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 17:04:27
Modified files:
target-mips: mips-defs.h translate.c translate_init.c
Log message:
Use the standard ASE check for MIPS-3D and MT.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 23:22:03
Modified files:
target-mips: op.c
Log message:
Fix CLO calculation for MIPS64. And a small code cleanup.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 23:23:43
Modified files:
target-mips: op_mem.c
Log message:
Enforce proper sign extension for lwl/lwr on MIPS64.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/23 23:58:21
Modified files:
target-mips: op.c
Log message:
Fix writable length of the index register.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/24 00:10:32
Modified files:
target-mips: op.c
Log message:
Force proper sign extension for mfc0/mfhc0 on MIPS64.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/24 00:52:08
Modified files:
target-mips: translate.c
Log message:
Remove bogus instruction decode.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/17 13:43:58
Modified files:
target-mips: TODO
Log message:
Update TODO.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/TODO?cvsroot=qemur1=1.16r2=1.17
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/13 17:29:10
Modified files:
target-mips: helper.c
Log message:
Fix off-by-one in address check.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/13 19:00:52
Modified files:
target-mips: TODO
Log message:
Update TODO.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/TODO?cvsroot=qemur1=1.15r2=1.16
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/09 03:17:28
Removed files:
target-mips: op_helper_mem.c
Log message:
Delete file which should have been removed in the lst commit.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/10/09 03:39:58
Modified files:
target-mips: exec.h op.c op_helper.c translate.c
Log message:
Use always_inline in the MIPS support where applicable.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/29 19:20:00
Modified files:
target-mips: op_helper.c
Log message:
Less magic constants.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/29 19:21:36
Modified files:
target-mips: exec.h helper.c translate_init.c
Log message:
Supervisor mode implementation, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/30 00:45:51
Modified files:
target-mips: TODO
Log message:
Update TODO.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/TODO?cvsroot=qemur1=1.13r2=1.14
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/26 23:50:39
Modified files:
target-mips: translate.c
Log message:
Wrap a few often used tests with unlikely(), by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/26 23:52:07
Modified files:
target-mips: exec.h helper.c op.c
Log message:
hflags computation cleanup, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/25 14:49:47
Modified files:
target-mips: cpu.h helper.c op.c translate.c
Log message:
Optimise instructions accessing CP0, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/24 12:48:00
Modified files:
target-mips: cpu.h helper.c mips-defs.h op.c translate.c
translate_init.c
Log message:
Per-CPU instruction decoding
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/09/23 17:54:30
Modified files:
target-mips: translate_init.c
Log message:
Fix mips usermode emulation.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/08/26 17:37:23
Modified files:
target-mips: helper.c op.c translate.c translate_init.c
Log message:
Disable 64-bit instructions on 32-bit CPU, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/07/29 22:11:46
Modified files:
target-mips: translate_init.c
Log message:
Fix MIPS cache configuration, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/07/11 10:25:05
Modified files:
target-mips: TODO
Log message:
Update TODO list.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/TODO?cvsroot=qemur1=1.12r2=1.13
floatX_to_intY should already do the rounding according to the current
rounding direction.
Fabrice.
Thiemo Seufer wrote:
Fabrice Bellard wrote:
IMHO, calling floatX_round_to_int before floatX_to_intY is not useful...
I don't understand. floatX_round_to_int does round/ceil/floor but
keeps
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/28 14:07:06
Modified files:
target-mips: op_helper.c
Log message:
Simplify round/ceil/floor implementation, spotted by Fabrice Bellard.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/27 19:01:46
Modified files:
target-mips: op_helper.c
Log message:
Fix computation for ceil, floor and round instructions.
CVSWeb URLs:
IMHO, calling floatX_round_to_int before floatX_to_intY is not useful...
Fabrice.
Thiemo Seufer wrote:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/27 19:01:46
Modified files:
target-mips: op_helper.c
Log message:
Fix
Fabrice Bellard wrote:
IMHO, calling floatX_round_to_int before floatX_to_intY is not useful...
I don't understand. floatX_round_to_int does round/ceil/floor but
keeps the floating point representation. floatX_to_intY converts
the adjusted value to integer representation.
Doing this in two
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/26 20:26:03
Modified files:
target-mips: op_helper.c translate.c
Log message:
Implement recip1/recip2/rsqrt1/rsqrt2.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/25 17:34:33
Modified files:
target-mips: helper.c op.c
Log message:
MIPS64 improvements, based on a patch by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/23 18:04:12
Modified files:
target-mips: cpu.h helper.c op.c op_helper.c
translate_init.c
Log message:
Handle MIPS64 SEGBITS value correctly.
CVSWeb
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/22 11:50:17
Modified files:
target-mips: op.c
Log message:
Fix write to K0 bits in Config0, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/22 23:50:20
Modified files:
target-mips: translate_init.c
Log message:
Allow emulation of 32bit targets in the MIPS64 capable qemu version.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/12 12:43:48
Modified files:
target-mips: translate_init.c
Log message:
Change 20Kc PRID to a later version.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/09 12:29:32
Modified files:
target-mips: translate_init.c
Log message:
R5k has PX implemented.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/01 11:47:24
Modified files:
target-mips: translate_init.c
Log message:
Allow again FPU for usermode emulation.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/01 15:18:05
Modified files:
target-mips: TODO
Log message:
Update TODO.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/TODO?cvsroot=qemur1=1.10r2=1.11
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/01 17:47:07
Modified files:
target-mips: translate.c
Log message:
Make sure hflags are updated for CP0_Status changes.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/01 21:57:33
Modified files:
target-mips: TODO translate_init.c
Log message:
Update some comments, 64bit FPU support is functional regardless of
funny non-standard fcr0 bits
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/06/02 00:25:12
Modified files:
target-mips: translate.c
Log message:
Check for R2 instructions, and throw RI if we don't emulate R2.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/31 16:18:58
Modified files:
target-mips: cpu.h
Log message:
Don't kill the registered irqs on reset.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/31 23:42:46
Modified files:
target-mips: translate.c
Log message:
Simplify code.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/29 16:52:57
Modified files:
target-mips: cpu.h fop_template.c op.c translate.c
Log message:
Don't check the FPU state for each FPU instruction, use hflags to
handle this
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/29 18:55:34
Modified files:
target-mips: cpu.h
Log message:
Fix usermode check, thanks Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/28 17:03:28
Modified files:
target-mips: op.c op_template.c translate.c
Log message:
MIPS64 addressing fixes, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/28 17:09:41
Modified files:
target-mips: op_mem.c
Log message:
Do not sign extend lwu, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/28 17:36:30
Modified files:
target-mips: op_helper.c
Log message:
Fix ddivu for 32bit hosts, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/28 20:36:48
Modified files:
target-mips: cpu.h helper.c op.c translate.c
Log message:
Handle PX/UX status flags correctly, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/23 08:18:27
Modified files:
target-mips: op.c translate.c
Log message:
The previous patch to make breakpoints work was a performance
disaster, use a similiar hack as ARM
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/23 08:24:25
Modified files:
target-mips: cpu.h helper.c op.c translate.c
Log message:
The 24k wants more watch and srsmap registers.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/20 13:27:58
Modified files:
target-mips: op_helper.c translate.c
Log message:
Catch more MIPS FPU cornercases, fix addr.ps and mulr.ps instructions.
CVSWeb URLs:
Here is an analysis of the FPU problem:
1. Linux FPU emulation writes code on user stack
2. this code raises address error exception (caused by lw zero,1(zero))
more operations follow ...
3. Syscall 4119 (sigreturn) is written on user stack (same location as
above)
4. this code should raise
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/19 17:44:34
Modified files:
target-mips: translate.c
Log message:
Fix ldl/ldr implementation, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/19 17:45:43
Modified files:
target-mips: op.c translate.c
Log message:
Fix slti/sltiu for MIPS64, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/19 20:29:41
Modified files:
target-mips: exec.h op.c op_helper.c translate.c
Log message:
More MIPS 64-bit FPU support.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/20 01:36:29
Modified files:
target-mips: op.c op_mem.c translate.c
Log message:
Fix indexed FP load/store instructions.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/18 11:55:54
Modified files:
target-mips: cpu.h exec.h op.c op_helper.c translate.c
Log message:
- Move FPU exception handling into helper functions, since they are big.
-
This change still does not fix the problems with
self-modifying code in Linux FPU emulation.
Linux FPU emulation calls mips_dsemul which calls flush_cache_sigtramp
which is local_r4k_flush_cache_sigtramp for MIPS 4KEc. So I had expected
that the new code would fix the problems with FPU emulation.
Stefan Weil wrote:
This change still does not fix the problems with
self-modifying code in Linux FPU emulation.
Linux FPU emulation calls mips_dsemul which calls flush_cache_sigtramp
which is local_r4k_flush_cache_sigtramp for MIPS 4KEc. So I had expected
that the new code would fix the
On Friday 18 May 2007, Thiemo Seufer wrote:
Stefan Weil wrote:
This change still does not fix the problems with
self-modifying code in Linux FPU emulation.
Linux FPU emulation calls mips_dsemul which calls flush_cache_sigtramp
which is local_r4k_flush_cache_sigtramp for MIPS 4KEc. So I
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/18 01:13:09
Modified files:
target-mips: op.c translate.c
Log message:
Work around the lack of proper handling for self-modifying code.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 13:49:44
Modified files:
target-mips: cpu.h exec.h helper.c mips-defs.h op.c
op_helper.c translate.c translate_init.c
Log message:
MIPS TLB style
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 14:07:26
Modified files:
target-mips: helper.c op.c op_helper.c
Log message:
MMU code improvements, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 14:42:19
Modified files:
target-mips: translate.c
Log message:
Don't decode CP0 XContext on 32bit MIPS.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 15:29:26
Modified files:
target-mips: op.c
Log message:
Delete misleading comment.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 18:39:10
Modified files:
target-mips: op.c translate.c
Log message:
Fix mfc0 and dmtc0 instructions on MIPS64, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/13 19:22:13
Modified files:
target-mips: helper.c op.c op_helper.c
Log message:
Full MIPS64 MMU implementation, by Aurelien Jarno.
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/11 09:59:10
Modified files:
target-mips: op.c translate.c
Log message:
Implement FP madd/msub, wire up bc1any[24][ft].
CVSWeb URLs:
CVSROOT:/sources/qemu
Module name:qemu
Changes by: Thiemo Seufer ths 07/05/11 10:43:55
Modified files:
target-mips: translate.c
Log message:
Another bit of nicer debug output.
CVSWeb URLs:
1 - 100 of 207 matches
Mail list logo
