On 1 March 2016 at 19:58, Sergey Fedorov wrote:
> On 01.03.2016 20:42, Peter Maydell wrote:
>>
>> The GICv2 introduces a new CPU interface register GICC_DIR, which
>> allows an OS to split the "priority drop" and "deactivate interrupt"
>> parts of interrupt completion. Implement this register.
>>
On 01.03.2016 20:42, Peter Maydell wrote:
The GICv2 introduces a new CPU interface register GICC_DIR, which
allows an OS to split the "priority drop" and "deactivate interrupt"
parts of interrupt completion. Implement this register.
(Note that the register is at offset 0x1000 in the CPU interface