Quoting David Gibson (2016-04-03 19:13:54)
> On Fri, Apr 01, 2016 at 11:42:23AM +0530, Bharata B Rao wrote:
> > On Fri, Apr 01, 2016 at 04:08:44PM +1100, David Gibson wrote:
> > > On Thu, Mar 31, 2016 at 02:09:17PM +0530, Bharata B Rao wrote:
> > > > Introduce core devices for each CPU type
Looking at tcg_out_tlb_load():
If I'm reading the pseudo-assembler of the function names correctly, it
looks like in the i386 code we're already masking the address being
checked:
tgen_arithi(s, ARITH_AND + trexw, r1, TARGET_PAGE_MASK | (aligned ?
s_mask : 0), 0);
where TARGET_PAGE_MASK is a
Quoting Bharata B Rao (2016-03-31 03:39:18)
> Introduce sPAPRMachineClass.dr_cpu_enabled to indicate support for
> CPU core hotplug. Initialize boot time CPUs as core deivces and prevent
> topologies that result in partially filled cores. Both of these are done
> only if CPU core hotplug is
Quoting David Gibson (2016-04-05 19:43:46)
> On Tue, Apr 05, 2016 at 07:24:39PM -0500, Michael Roth wrote:
> > Quoting Bharata B Rao (2016-03-31 03:39:20)
> > > XICS is setup for each CPU during initialization. Provide a routine
> > > to undo the same when CPU is unplugged. While here, move ss->cs
Quoting Bharata B Rao (2016-03-31 03:39:17)
> Introduce core devices for each CPU type supported by sPAPR. These
> core devices are derived from the base spapr-cpu-core device type.
>
> TODO:
> - Add core types for other remaining CPU types
> - Handle CPU model alias correctly
>
> Signed-off-by:
** Changed in: linux (Ubuntu)
Importance: Undecided => High
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1563887
Title:
qemu-system-ppc64 freezes on starting image on ppc64le
Status in QEMU:
Current upstream NBD documents that requests have a 16-bit flags,
followed by a 16-bit type integer; although older versions mentioned
only a 32-bit field with masking to find flags. Since the protocol
is in network order (big-endian over the wire), the ABI is unchanged;
but dealing with the
Rather than open-coding NBD_REP_SERVER, reuse the code we
already have by adding a length parameter. The code gets
longer because of added comments, but the refactoring will
make adding NBD_OPT_GO in a later patch easier.
Signed-off-by: Eric Blake
---
nbd/server.c | 59
RFC because there is still discussion on the NBD list about
adding an NBD_OPT_ to let the client suggest server defaults
related to scanning for zeroes during NBD_CMD_WRITE, which may
tweak this patch.
Upstream NBD protocol recently added the ability to efficiently
write zeroes without having to
The server has a nice helper function nbd_negotiate_drop_sync()
which lets it easily ignore fluff from the client (such as the
payload to an unknown option request). We can't quite make it
common, since it depends on nbd_negotiate_read() which handles
coroutine magic, but we can copy the idea
NBD_CMD_DISC is annoying: the server is not required to reply,
so the client has no choice but to disconnect once it has sent
the message; but depending on timing, the server can see the
disconnect prior to reading the request, and treat things as
an abrupt exit rather than a clean shutdown (which
RFC because there is still discussion on the NBD list about
adding an NBD_OPT_ to let the client suggest server defaults
related to scanning for zeroes during NBD_CMD_WRITE, which may
tweak this patch.
Upstream NBD protocol recently added the ability to efficiently
write zeroes without having to
Clean up some debug message oddities missed earlier; this includes
both typos, and recognizing that %d is not necessarily compatible
with uint32_t.
Signed-off-by: Eric Blake
---
nbd/client.c | 41 ++---
nbd/server.c | 44
NBD_OPT_EXPORT_NAME is lousy: it requires us to close the connection
rather than report an error. Upstream NBD recently added NBD_OPT_GO
as the improved version of the option that does what we want, along
with NBD_OPT_INFO that returns the same information but does not
transition to transmission
Rather than open-coding each option request, it's easier to
have common helper functions do the work. That in turn requires
having convenient packed types for handling option requests
and replies.
Signed-off-by: Eric Blake
---
include/block/nbd.h | 29 +-
NBD_OPT_EXPORT_NAME is lousy: it doesn't have any sane error
reporting. Upstream NBD recently added NBD_OPT_GO as the
improved version of the option that does what we want: it
reports sane errors on failures (including when a server
requires TLS but does not have NBD_OPT_GO!), and on success
it
Upstream NBD is documenting that servers MAY choose to operate
in a conditional mode, where it is up to the client whether to
use TLS. For qemu's case, we want to always be in FORCEDTLS
mode, because of the risk of man-in-the-middle attacks, and since
we never export more than one device;
The NBD Protocol allows the server and client to mutually agree
on a shorter handshake (omit the 124 bytes of reserved 0), via
the server advertising NBD_FLAG_NO_ZEROES and the client
acknowledging with NBD_FLAG_C_NO_ZEROES (only possible in
newstyle, whether or not it is fixed newstyle). It
Since we know that the maximum name we are willing to accept
is small enough to stack-allocate, rework the iteration over
NBD_OPT_LIST responses to reuse a stack buffer rather than
allocating every time. Furthermore, we don't even have to
allocate if we know the server's length doesn't match what
Declare a constant and use that when determining if an export
name fits within the constraints we are willing to support.
Signed-off-by: Eric Blake
---
include/block/nbd.h | 2 ++
nbd/client.c| 2 +-
nbd/server.c| 4 ++--
3 files changed, 5 insertions(+), 3
Add some debugging to flag servers that are not compliant to
the NBD protocol.
Signed-off-by: Eric Blake
---
nbd/client.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/nbd/client.c b/nbd/client.c
index 42e4e52..c834587 100644
--- a/nbd/client.c
+++
The NBD Protocol states that NBD_REP_SERVER may set
'length > sizeof(namelen) + namelen'; in which case the rest
of the packet is a UTF-8 description of the export. While we
don't know of any NBD servers that send this description yet,
we had better consume the data so we don't choke when we
Rather than asserting that nbdflags is within range, just give
it the correct type to begin with :) nbdflags corresponds to
the per-export portion of NBD Protocol "transmission flags", which
is 16 bits in response to NBD_OPT_EXPORT_NAME and NBD_OPT_GO.
Signed-off-by: Eric Blake
The NBD protocol says that clients should not send a command flag
that has not been negotiated (whether by the client requesting an
option during a handshake, or because we advertise support for the
flag in response to NBD_OPT_EXPORT_NAME), and that servers should
reject invalid flags with EINVAL.
This series is for qemu 2.7, and will probably need some rework
especially since some of it is trying to implement features
that are still marked experimental in upstream NBD.
Included are some interoperability bug fixes, code cleanups, then
added support both client-side and server-side for:
On 09/04/16 00:31, Richard Henderson wrote:
> On 04/08/2016 02:26 PM, Paolo Bonzini wrote:
>>
>> On 08/04/2016 23:24, Alex Bennée wrote:
Except that quite a lot of hosts can only (efficiently) do atomic
operations on
a minimum of 4 byte quantities. I'd rather continue to use int
On 04/08/2016 02:26 PM, Paolo Bonzini wrote:
>
>
> On 08/04/2016 23:24, Alex Bennée wrote:
>>> Except that quite a lot of hosts can only (efficiently) do atomic
>>> operations on
>>> a minimum of 4 byte quantities. I'd rather continue to use int here.
>>
>> I suspect bool == unsigned int
On 08/04/2016 23:24, Alex Bennée wrote:
> > Except that quite a lot of hosts can only (efficiently) do atomic
> > operations on
> > a minimum of 4 byte quantities. I'd rather continue to use int here.
>
> I suspect bool == unsigned int underneath. But having true/false and 0/1
> mixed up
>
Richard Henderson writes:
> On 04/08/2016 06:02 AM, Alex Bennée wrote:
>>> > +typedef struct QemuSpin {
>>> > +int value;
>> If we are throwing true and false around as the only two values can we
>> use bool here and be consistent when setting/clearing.
>>
>
> Except that
exec-all.h contains TCG-specific definitions. It is not needed outside
TCG-specific files such as translate.c, exec.c or *helper.c.
One generic function had snuck into include/exec/exec-all.h; move it to
include/qom/cpu.h.
Signed-off-by: Paolo Bonzini
---
bsd-user/main.c
Include qom/object.h and exec/memory.h instead of exec/ioport.h;
exec/ioport.h was almost everywhere required only for those two
includes, not for the content of the header itself.
Remove block/aio.h, everybody is already including it through
another path.
With this change, include/hw/hw.h is
Move the inclusion out of hw/hw.h, most files do not need it.
Signed-off-by: Paolo Bonzini
---
hw/arm/ast2400.c | 1 +
hw/arm/nseries.c | 1 +
hw/arm/palmetto-bmc.c | 1 +
hw/arm/pxa2xx_gpio.c | 1 +
hw/arm/stellaris.c
TCG backends do not need most of exec-all.h; extract what they actually
need to a separate file or move it directly to tcg.h. The next patch
will stop including exec-all.h from everywhere.
Signed-off-by: Paolo Bonzini
---
include/exec/exec-all.h | 47
pio_addr_t is almost unused, because these days I/O ports are simply
accessed through the address space. cpu_{in,out}[bwl] themselves are
almost unused; monitor.c and xen-hvm.c could use address_space_read/write
directly, since they have an integer size at hand. This leaves qtest as
the only
Avoid need for qemu/log.h inclusion, and make the function static too.
Signed-off-by: Paolo Bonzini
---
target-arm/helper.c| 15 +++
target-arm/internals.h | 15 ---
2 files changed, 15 insertions(+), 15 deletions(-)
diff --git
Signed-off-by: Paolo Bonzini
---
arch_init.c | 2 ++
cpus.c | 3 ++-
exec.c | 2 +-
gdbstub.c| 2 +-
hw/arm/nseries.c
Signed-off-by: Paolo Bonzini
---
hw/s390x/css.c | 4 +-
hw/s390x/s390-skeys.c | 1 +
hw/s390x/s390-virtio-ccw.c | 4 +-
hw/s390x/virtio-ccw.c | 5 +-
hw/s390x/virtio-ccw.h
This is a #define used by the CPU. NVDIMM can just use 4K
unconditionally.
Signed-off-by: Paolo Bonzini
---
hw/acpi/nvdimm.c | 22 +++---
1 file changed, 11 insertions(+), 11 deletions(-)
diff --git a/hw/acpi/nvdimm.c b/hw/acpi/nvdimm.c
index
Memory barriers are needed also by Xen and, when the ioeventfd
bugs are fixed, by TCG as well.
sysemu/kvm.h is not anymore needed in sysemu/dma.h, move it to
the actual users.
Signed-off-by: Paolo Bonzini
---
hw/intc/arm_gicv2m.c | 1 +
hw/ppc/e500plat.c| 1 +
Move it to the actual users. There are still a few includes of
qemu/bswap.h in headers; removing them is left for future work.
Signed-off-by: Paolo Bonzini
---
audio/mixeng.c | 1 +
block/bochs.c | 1 +
block/cloop.c | 1 +
block/parallels.c
Signed-off-by: Paolo Bonzini
---
hw/i386/kvm/i8254.c | 1 +
hw/i386/kvm/pci-assign.c | 1 +
hw/vfio/common.c | 3 +++
3 files changed, 5 insertions(+)
diff --git a/hw/i386/kvm/i8254.c b/hw/i386/kvm/i8254.c
index a4462e5..734992e 100644
--- a/hw/i386/kvm/i8254.c
This changes a cpu.h dependency for hw/ppc/ppc.h into a cpu-qom.h
dependency. For it to compile we also need to clean up a few unused
definitions.
Signed-off-by: Paolo Bonzini
---
hw/ppc/ppc.c| 20 +-
include/hw/ppc/ppc.h| 24 +++-
Disentangle cpu-common.h and memory.h from NEED_CPU_H. Prototypes are
not defined for !NEED_CPU_H, so remove them from poison.h too. Only
macros need poisoning.
Signed-off-by: Paolo Bonzini
---
include/exec/cpu-all.h| 25 +
All qdev definitions are available from other headers, user-mode
emulation does not need hw/hw.h.
By considering system emulation only, it is simpler to disentangle
hw/hw.h from NEED_CPU_H.
Signed-off-by: Paolo Bonzini
---
exec.c | 21
exec/cpu-all.h includes qom/cpu.h. Explicit inclusion
will keep things working when cpu.h will not be included
indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
hw/acpi/piix4.c | 1 +
hw/arm/collie.c
This changes a cpu.h dependency into a cpu-qom.h dependency.
Signed-off-by: Paolo Bonzini
---
hw/mips/cps.c | 7 ---
hw/mips/cputimer.c| 4 +++-
hw/mips/mips_fulong2e.c | 4 ++--
hw/mips/mips_int.c| 3 ++-
hw/mips/mips_jazz.c | 4 ++--
Reserve this to CPU state serialization.
Luckily, they were only used by sPAPR devices and these are ppc64
only. So there is no change to migration format.
Signed-off-by: Paolo Bonzini
---
hw/net/spapr_llan.c| 8
hw/ppc/spapr_vio.c | 2 +-
Remove usage of NEED_CPU_H from hw/hw.h.
Signed-off-by: Paolo Bonzini
---
include/hw/hw.h | 49 ---
include/migration/cpu.h | 48 ++
target-alpha/machine.c| 1 +
Move it to the actual users. There are some inclusions of
qemu/host-utils.h in headers, but they are all necessary.
Signed-off-by: Paolo Bonzini
---
audio/noaudio.c | 1 +
audio/wavaudio.c| 2 +-
This will keep things working when cpu.h will not be included
indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
include/hw/m68k/mcf.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/include/hw/m68k/mcf.h
Signed-off-by: Paolo Bonzini
---
hw/intc/ioapic.c | 1 +
include/hw/i386/apic.h | 5 -
target-i386/cpu.h | 7 +++
3 files changed, 8 insertions(+), 5 deletions(-)
diff --git a/hw/intc/ioapic.c b/hw/intc/ioapic.c
index 378e663..4f42b91 100644
---
Make SPARCCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
gdbstub-xml.c defines a bunch of arrays of strings; there is no
need to include anything.
Signed-off-by: Paolo Bonzini
---
scripts/feature_to_c.sh | 3 ---
1 file changed, 3 deletions(-)
diff --git a/scripts/feature_to_c.sh b/scripts/feature_to_c.sh
index fb1f336..0994d95
Signed-off-by: Paolo Bonzini
---
include/hw/arm/digic.h | 2 --
1 file changed, 2 deletions(-)
diff --git a/include/hw/arm/digic.h b/include/hw/arm/digic.h
index a739d6a..aaefe0b 100644
--- a/include/hw/arm/digic.h
+++ b/include/hw/arm/digic.h
@@ -18,8 +18,6 @@
#ifndef
Ensure that all target-independent files ignore poisoned symbols,
and fix the fallout.
Signed-off-by: Paolo Bonzini
---
hw/core/Makefile.objs | 2 +-
include/exec/cpu-common.h | 4
include/exec/helper-head.h | 23 +--
include/qemu/osdep.h
Make PowerPCCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. Conversely, move all definitions needed to define
a class to cpu-qom.h. This helps making files independent of NEED_CPU_H
These are here for historical reasons: they are needed from both gdbstub.c
and op_helper.c, and the latter was compiled with fixed AREG0. It is
not needed anymore, so uninline them.
Signed-off-by: Paolo Bonzini
---
target-mips/cpu.h| 113
exec/cpu-all.h includes qom/cpu.h, which includes hw/qdev-core.h.
Explicit inclusion will keep things working when cpu.h will not be
included indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
bootdevice.c | 1 +
1 file
Make UniCore32CPU an opaque type within cpu-qom.h, and move all
definitions of private methods, as well as all type definitions that
require knowledge of the layout to cpu.h. This helps making files
independent of NEED_CPU_H if they only need to pass around CPU pointers.
Signed-off-by: Paolo
Make SuperHCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo
Make XtensaCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. Conversely, move all definitions needed to
define a class to cpu-qom.h. This helps making files independent of
NEED_CPU_H if
This will keep things working when cpu.h will not be included
indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
hw/arm/stm32f205_soc.c | 1 -
hw/arm/strongarm.h | 1 +
include/hw/arm/arm.h| 2 +-
Make S390XCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Make MIPSCPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Bring the PowerPCCPUClass handle_mmu_fault method type into line with
the one in CPUState.
Using vaddr also makes the cpu-qom.h file target independent.
Signed-off-by: Paolo Bonzini
---
target-ppc/cpu-qom.h| 3 +--
target-ppc/mmu-hash32.c | 2 +-
This will keep things working when cpu.h will not be included
indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
hw/alpha/alpha_sys.h | 1 +
hw/alpha/pci.c | 1 -
2 files changed, 1 insertion(+), 1 deletion(-)
This will keep things working when cpu.h will not be included
indirectly almost everywhere (either directly or through
qemu-common.h).
Signed-off-by: Paolo Bonzini
---
include/hw/sh4/sh.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/hw/sh4/sh.h
Make X86CPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Make TriCoreCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo
Make CRISCPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Make M68KCPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Make AlphaCPU an opaque type within cpu-qom.h, and move all definitions
of private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Make MicroBlazeCPU an opaque type within cpu-qom.h, and move all
definitions of private methods, as well as all type definitions that
require knowledge of the layout to cpu.h. This helps making files
independent of NEED_CPU_H if they only need to pass around CPU pointers.
Signed-off-by: Paolo
Signed-off-by: Paolo Bonzini
---
include/qemu-common.h | 24
include/qemu/timer.h | 1 +
include/qom/cpu.h | 9 +
include/sysemu/cpus.h | 13 +
stubs/cpu-get-icount.c | 1 +
translate-common.c | 1 +
vl.c
Make cpu-qom.h so that it is only included from cpu.h. Then there
is no need for it to include cpu.h again.
Later we will make cpu-qom.h target independent and we will _want_
to include it from elsewhere, but for now reduce the number of cases
to handle.
Signed-off-by: Paolo Bonzini
Make ARMCPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
This decouples logging further from config-target.h
Signed-off-by: Paolo Bonzini
---
bsd-user/main.c| 1 +
include/qemu/log.h | 17 ++---
linux-user/main.c | 1 +
util/log.c | 12 ++--
4 files changed, 14 insertions(+), 17 deletions(-)
(CCs only on cover letter due to huge series).
I am sending this now because of vacation coming soon (yay!).
This series removes usage of NEED_CPU_H from several central
include files in QEMU, most notably hw/hw.h and qemu-common.h.
Definitions conditional on NEED_CPU_H remain only in
Make LM32CPU an opaque type within cpu-qom.h, and move all definitions of
private methods, as well as all type definitions that require knowledge
of the layout to cpu.h. This helps making files independent of NEED_CPU_H
if they only need to pass around CPU pointers.
Signed-off-by: Paolo Bonzini
Signed-off-by: Paolo Bonzini
---
scripts/analyze-inclusions | 89 ++
1 file changed, 89 insertions(+)
create mode 100644 scripts/analyze-inclusions
diff --git a/scripts/analyze-inclusions b/scripts/analyze-inclusions
new file
I updated http://qemu-project.org/ChangeLog/2.6.
Public bug reported:
Trying to run this binary
(https://github.com/ethcore/parity/releases/download/v1.0.1/parity_linux_1.0.1-0_amd64.deb)
under qemu-x86_64 on ARM, ends like this:
$ qemu-x86_64 parity --pruning fast
setup_rt_frame: not implemented
qemu: uncaught target signal 11 (Segmentation
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> For some workloads such as arm bootup, tb_phys_hash is performance-critical.
> The is due to the high frequency of accesses to the hash table, originated
> by (frequent) TLB flushes that wipe out the cpu-private tb_jmp_cache's.
> More info:
>
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> +#include
Should already be done by
> +/*
> + * Note : although _rotl exists for minGW (GCC under windows), performance
> + * seems poor.
> + */
> +#if defined(_MSC_VER)
> +# define XXH_rotl32(x, r) _rotl(x, r)
> +#else
> +# define
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> static inline void qemu_spin_lock(QemuSpin *spin)
> {
> -do {
> +while (atomic_xchg(>value, true)) {
> while (atomic_read(>value)) {
> cpu_relax();
> }
> -} while (atomic_xchg(>value, true));
> +}
> }
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> do {
> -while (atomic_read(>value));
> +while (atomic_read(>value)) {
> +cpu_relax();
> +}
Please just merge this with the previous patch.
r~
On 04/08/2016 06:02 AM, Alex Bennée wrote:
>> > +typedef struct QemuSpin {
>> > +int value;
> If we are throwing true and false around as the only two values can we
> use bool here and be consistent when setting/clearing.
>
Except that quite a lot of hosts can only (efficiently) do atomic
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> +while (atomic_read(>value));
I really really don't like ; snuggled up behind loop conditions.
Isn't this where you want to use pause, anyway?
r~
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> Taken from the linux kernel.
>
> Signed-off-by: Emilio G. Cota
> ---
> include/qemu/processor.h | 28
> 1 file changed, 28 insertions(+)
> create mode 100644 include/qemu/processor.h
Reviewed-by:
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> It is a more appropriate name, now that the mutex embedded
> in the seqlock is gone.
>
> Reviewed-by: Alex Bennée
> Signed-off-by: Emilio G. Cota
> ---
> cpus.c | 28
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> This option is unused; besides, it bloats the struct when not needed.
> Let's just let writers define their own locks elsewhere.
>
> Reviewed-by: Alex Bennée
> Signed-off-by: Emilio G. Cota
> ---
> cpus.c
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> Signed-off-by: Emilio G. Cota
> ---
> include/qemu/compiler.h | 2 ++
> 1 file changed, 2 insertions(+)
Reviewed-by: Richard Henderson
r~
On 04/07/2016 10:32 AM, Emilio G. Cota wrote:
> Since 5e5f07e08 "TCG: Move translation block variables
> to new context inside tcg_ctx: tb_ctx" on Feb 1 2013, compilation
> of usermode + TB_DEBUG_CHECK has been broken. Fix it.
>
> Signed-off-by: Emilio G. Cota
> ---
>
On 8 April 2016 at 18:20, Tom Hanson wrote:
> On Mon, 2016-04-04 at 10:56 -0700, Richard Henderson wrote:
>> On 04/04/2016 09:31 AM, Peter Maydell wrote:
>> > On 4 April 2016 at 17:28, Richard Henderson wrote:
>> >> On 04/04/2016 08:51 AM, Peter
On 04/08/2016 10:20 AM, Tom Hanson wrote:
> Is it an option to mask off the tag bits in all cases? Is there any case
> it which those bits are valid address bits?
It's not impossible to mask off bits in the address -- we do that for running
32-bit on 64-bit all of the time. It's all a question
Am 08.04.2016 um 19:29 hat Max Reitz geschrieben:
> As agreed with Kevin and already practiced for a while, I am adding
> myself as co-maintainer of the block layer core, qcow2 and blkdebug.
>
> Signed-off-by: Max Reitz
Thanks, applied to the block branch.
Kevin
As agreed with Kevin and already practiced for a while, I am adding
myself as co-maintainer of the block layer core, qcow2 and blkdebug.
Signed-off-by: Max Reitz
---
MAINTAINERS | 3 +++
1 file changed, 3 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index
On Mon, 2016-04-04 at 10:56 -0700, Richard Henderson wrote:
> On 04/04/2016 09:31 AM, Peter Maydell wrote:
> > On 4 April 2016 at 17:28, Richard Henderson wrote:
> >> On 04/04/2016 08:51 AM, Peter Maydell wrote:
> >>> In particular I think if you just do the relevant handling of
Dear Max,
Max Reitz writes:
> On 05.04.2016 11:21, Sascha Silbe wrote:
>> With these fixes, qemu-iotests complete successfully on my test
>> systems (s390x, x86_64) when used with QCOW2 or raw image formats.
>>
>> These are purely bug fixes for tests and most are trivial, so
It is unused now, so we may just as well drop it.
Signed-off-by: Max Reitz
Reviewed-by: Alberto Garcia
Reviewed-by: Kevin Wolf
---
block.c | 5 -
include/block/block.h | 1 -
2 files changed, 6 deletions(-)
diff --git
1 - 100 of 273 matches
Mail list logo