On Mon, Feb 3, 2020 at 12:02 AM Kővágó, Zoltán
wrote:
> Windows (unlike wine) bails out when IDirectSoundBuffer8::Lock is called
> with zero length. Also, hw->pos_emul handling was incorrect when
> calling this function for the first time.
>
> Signed-off-by: Kővágó, Zoltán
> Reported-by: KJ
On Sun, 2 Feb 2020 21:42:23 +0800
gengdongjiu wrote:
> On 2020/1/28 23:29, Igor Mammedov wrote:
> > On Wed, 8 Jan 2020 19:32:21 +0800
> > Dongjiu Geng wrote:
> >
> >> kvm_arch_on_sigbus_vcpu() error injection uses source_id as
> >> index in etc/hardware_errors to find out Error Status Data
>
On 2/2/20 3:34 PM, James Clarke wrote:
> From: Alex Richardson
>
> After 7dd547e5ab6b31e7a0cfc182d3ad131dd55a948f the env->llval value is
> loaded as an unsigned value (instead of sign-extended as before).
> Therefore, the CMPXCHG in gen_st_cond() in translate.c fails if the sign
> bit is set in
On Sun, 2 Feb 2020 20:44:35 +0800
gengdongjiu wrote:
> sorry for the late response due to Chinese new year
>
> On 2020/1/28 22:41, Igor Mammedov wrote:
> > On Wed, 8 Jan 2020 19:32:19 +0800
> > Dongjiu Geng wrote:
> >
> > in addition to comments of others:
> >
> >> Record the GHEB address
From: Pan Nengyuan
There is a memory leak when we call 'device_list_properties' with
typename = pl031. It's easy to reproduce as follow:
virsh qemu-monitor-command vm1 --pretty '{"execute":
"device-list-properties", "arguments": {"typename": "pl031"}}'
The memory leak stack:
Direct leak
On 2/2/20 1:29 PM, Peter Maydell wrote:
> Yes, but SPSR_ELx isn't started with a clean zero and built up
> the way the new PSTATE is, it gets copied from the AArch32 CPSR
> via cpsr_read(). I forget how carefully we keep the guest from setting
> CPSR bits that aren't really valid for the CPU...
On Mon, Feb 03, 2020 at 08:14:58AM +0800, Heyi Guo wrote:
> Remove conflict _ADR objects, and fix and refine PCI device definition in
> ACPI/DSDT.
>
> Cc: Peter Maydell
> Cc: "Michael S. Tsirkin"
> Cc: Igor Mammedov
> Cc: Shannon Zhao
> Cc: qemu-...@nongnu.org
> Cc: qemu-devel@nongnu.org
On 03/02/2020 03.59, pannengy...@huawei.com wrote:
> From: Pan Nengyuan
>
> It's not a big deal, but 'check qtest-ppc/ppc64' runs fail if sanitizers is
> enabled.
> The memory leak stack is as follow:
>
> Direct leak of 128 byte(s) in 4 object(s) allocated from:
> #0 0x7f11756f5970 in
On Fri, Jan 31, 2020 at 05:22:47PM +0100, Paolo Bonzini wrote:
> I have just found this email... sorry for the delay.
>
> On 10/01/20 07:10, Yang Zhong wrote:
> >> No. If virtio-blk works, the bug is in vhost-user-blk; if virtio-blk needs
> >> no check in cpu count, vhost-user-blk also doesn't.
>
On Thu, Jan 30, 2020 at 07:05:16PM +, Peter Maydell wrote:
> On Thu, 23 Jan 2020 at 07:11, Michael S. Tsirkin wrote:
> >
> > From: Corey Minyard
> >
> > Per the ACPI spec (version 6.1, section 6.1.5 _HID) it is not required
> > on enumerated buses (like PCI in this case), _ADR is required
From: Richard Henderson
Use a minimum number of mmu lookups for the contiguous bytes
that are accessed. If the lookup succeeds, we can finish the
operation with host addresses only.
Reported-by: Howard Spoelstra
Signed-off-by: Richard Henderson
Message-Id:
Paolo Bonzini writes:
> Il dom 2 feb 2020, 10:22 Kevin Wolf ha scritto:
>
>> Am 31.01.2020 um 13:27 hat Eric Blake geschrieben:
>> > On 1/28/20 6:54 AM, Kevin Wolf wrote:
>> >
>> > > >
>> > > > The arguments as dotted keys:
>> > > >
>> > > >
Public bug reported:
I started qemu with these arguments:
qemu-system-aarch64 -M virt-2.9 -cpu cortex-a72 -smp
cores=8,threads=1,sockets=1 -m 2G -device nec-usb-xhci -device usb-kbd -device
usb-tablet -pflash /sdcard/QEMU_EFI.img -pflash /sdcard/QEMU_VARS.img -device
From: Richard Henderson
The value of addr has already been masked, just above.
Signed-off-by: Richard Henderson
Message-Id: <20200129235040.24022-4-richard.hender...@linaro.org>
Tested-by: Howard Spoelstra
Signed-off-by: David Gibson
---
target/ppc/mem_helper.c | 2 +-
1 file changed, 1
From: Benjamin Herrenschmidt
These changes introduces models for the PCIe Host Bridge (PHB4) of the
POWER9 processor. It includes the PowerBus logic interface (PBCQ),
IOMMU support, a single PCIe Gen.4 Root Complex, and support for MSI
and LSI interrupt sources as found on a POWER9 system using
From: Richard Henderson
Using probe_write instead of tlb_vaddr_to_host means that we
process watchpoints and notdirty pages more efficiently.
Signed-off-by: Richard Henderson
Message-Id: <20200129235040.24022-5-richard.hender...@linaro.org>
Tested-by: Howard Spoelstra
Signed-off-by: David
From: Aravinda Prasad
Upon a machine check exception (MCE) in a guest address space,
KVM causes a guest exit to enable QEMU to build and pass the
error to the guest in the PAPR defined rtas error log format.
This patch builds the rtas error log, copies it to the rtas_addr
and then invokes the
From: Greg Kurz
Some default features of the pseries machine are only available with
KVM. Warnings are printed when the pseries machine is used with another
accelerator:
qemu-system-ppc64: warning: TCG doesn't support requested feature,
cap-ccf-assist=on
qemu-system-ppc64: warning: Firmware
From: Aravinda Prasad
This patch includes migration support for machine check
handling. Especially this patch blocks VM migration
requests until the machine check error handling is
complete as these errors are specific to the source
hardware and is irrelevant on the target hardware.
From: Aravinda Prasad
This patch adds support in QEMU to handle "ibm,nmi-register"
and "ibm,nmi-interlock" RTAS calls.
The machine check notification address is saved when the
OS issues "ibm,nmi-register" RTAS call.
This patch also handles the case when multiple processors
experience machine
From: Richard Henderson
Use a minimum number of mmu lookups for the contiguous bytes
that are accessed. If the lookup succeeds, we can finish the
operation with host addresses only.
Reported-by: Howard Spoelstra
Signed-off-by: Richard Henderson
Message-Id:
From: BALATON Zoltan
Fix PPC_INPUT macro to work with more complex expressions by
protecting its argument with parentheses.
Signed-off-by: BALATON Zoltan
Message-Id: <20200130021619.65fab747...@zero.eik.bme.hu>
Signed-off-by: David Gibson
---
target/ppc/cpu.h | 2 +-
1 file changed, 1
"Kővágó, Zoltán" writes:
> This adds proper support for float samples in mixeng by adding a new
> audio format for it.
>
> Limitations: only native endianness is supported.
>
> Signed-off-by: Kővágó, Zoltán
> ---
>
> This patch is meant to be applied on top of "[PATCH] coreaudio: fix coreaudio
From: Cédric Le Goater
The PowerNV machine emulates an OpenPOWER system and the PowerNV chip
devices are models of the internal logic of the POWER processor. They
can not be instantiated by the user on the QEMU command line.
The PHB3/PHB4 devices could be an exception in the future after some
From: Aravinda Prasad
Introduce a wrapper function to wait on condition for
the main loop mutex. This function atomically releases
the main loop mutex and causes the calling thread to
block on the condition. This wrapper is required because
qemu_global_mutex is a static variable.
Signed-off-by:
From: Aravinda Prasad
Memory error such as bit flips that cannot be corrected
by hardware are passed on to the kernel for handling.
If the memory address in error belongs to guest then
the guest kernel is responsible for taking suitable action.
Patch [1] enhances KVM to exit guest with exit
From: Aravinda Prasad
Introduce fwnmi an spapr capability and add a helper function
which tries to enable it, which would be used by following patch
of the series. This patch by itself does not change the existing
behavior.
Signed-off-by: Aravinda Prasad
[eliminate cap_ppc_fwnmi, add fwnmi cap
From: Aravinda Prasad
This patch sets the default value of SPAPR_CAP_FWNMI_MCE
to SPAPR_CAP_ON for machine type 5.0.
Signed-off-by: Aravinda Prasad
Signed-off-by: Ganesh Goudar
Message-Id: <20200130184423.20519-8-ganes...@linux.ibm.com>
Signed-off-by: David Gibson
---
hw/ppc/spapr.c | 3 ++-
From: Cédric Le Goater
This is a model of the PCIe Host Bridge (PHB3) found on a POWER8
processor. It includes the PowerBus logic interface (PBCQ), IOMMU
support, a single PCIe Gen.3 Root Complex, and support for MSI and LSI
interrupt sources as found on a POWER8 system using the XICS interrupt
From: Stefan Berger
Signed-off-by: Stefan Berger
Reviewed-by: Marc-André Lureau
Reviewed-by: David Gibson
Message-Id: <20200121152935.649898-6-stef...@linux.ibm.com>
[dwg: Use default in Kconfig rather than select to avoid breaking
Windows host build]
Signed-off-by: David Gibson
---
From: Stefan Berger
Implement support for TPM on ppc64 by implementing the vTPM CRQ interface
as a frontend. It can use the tpm_emulator driver backend with the external
swtpm.
The Linux vTPM driver for ppc64 works with this emulation.
This TPM emulator also handles the TPM 2 case.
From: Thomas Huth
It's been deprecated since QEMU v3.1. The 40p machine should be
used nowadays instead.
Reviewed-by: Philippe Mathieu-Daudé
Acked-by: Hervé Poussineau
Signed-off-by: Thomas Huth
Message-Id: <20200114114617.28854-1-th...@redhat.com>
Signed-off-by: David Gibson
---
From: Cédric Le Goater
When the "hb-mode" option is activated on the powernv machine, the
firmware is mapped at 0x800 and the HRMOR of the HW threads are
set to the same address.
The PNOR mapping on the FW address space of the LPC bus is left enabled
to let the firmware load any other
From: Cédric Le Goater
Commit 158e17a65e1a ("ppc/pnv: Link "chip" property to PnvCore::chip
pointer") introduced some cleanups of the PnvCore realize handler.
Let's continue by reworking a bit the interface of the PnvCore
handlers for the CPU threads. These changes make the "core-pir"
property
From: Marc-André Lureau
Signed-off-by: Marc-André Lureau
Reviewed-by: Stefan Berger
Message-Id: <20200121152935.649898-7-stef...@linux.ibm.com>
Signed-off-by: David Gibson
---
docs/specs/index.rst | 1 +
docs/specs/tpm.rst | 503 +++
From: Cédric Le Goater
The Processor Control facility for POWER8 processors and later
provides a mechanism for the hypervisor to send messages to other
threads in the system (msgsnd instruction) and cause hypervisor-level
exceptions. Privileged non-hypervisor programs can also send messages
From: Stefan Berger
For devices that cannot be statically initialized, implement a
get_dt_compatible() callback that allows us to ask the device for
the 'compatible' value.
Signed-off-by: Stefan Berger
Reviewed-by: Marc-André Lureau
Reviewed-by: David Gibson
Message-Id:
From: Stefan Berger
Extend the tpm_spapr frontend with VM suspend and resume support.
Signed-off-by: Stefan Berger
Message-Id: <20200121152935.649898-5-stef...@linux.ibm.com>
Reviewed-by: Marc-André Lureau
Signed-off-by: David Gibson
---
hw/tpm/tpm_spapr.c | 52
From: Greg Kurz
According to the description of "ibm,client-architecture-support" that
can found in LoPAPR "B.6.2.3 Root Node Methods":
If multiple partition processors or threads are active at the time of
the ibm,client-architecture-support method call, or an error is detected
in the format of
From: Stefan Berger
Signed-off-by: Stefan Berger
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: David Gibson
Message-Id: <20200121152935.649898-2-stef...@linux.ibm.com>
Signed-off-by: David Gibson
---
hw/tpm/tpm_tis.c| 32
hw/tpm/tpm_util.c | 25
For POWER9 DD2.2 cpus, the best current Spectre v2 indirect branch
mitigation is "count cache disabled", which is configured with:
-machine cap-ibs=fixed-ccd
However, this option isn't available on DD2.3 CPUs with KVM, because they
don't have the count cache disabled.
For POWER9 DD2.3 cpus,
From: Fabiano Rosas
The kvm_handle_debug function can return 0 to go back into the guest
or return 1 to notify the gdbstub thread and pass control to GDB.
Signed-off-by: Fabiano Rosas
Message-Id: <20200110151344.278471-2-faro...@linux.ibm.com>
Tested-by: Leonardo Bras
Signed-off-by: David
From: Greg Kurz
Most of the option vector helpers have assertions to check their
arguments aren't null. The guest can provide an arbitrary address
for the CAS structure that would result in such null arguments.
Fail CAS with H_PARAMETER and print a warning instead of aborting
QEMU.
From: Cédric Le Goater
The privileged message send and clear instructions (msgsndp & msgclrp)
are privileged, but will generate a hypervisor facility unavailable
exception if not enabled in the HFSCR and executed in privileged
non-hypervisor state.
Add checks when accessing the DPDES register
From: Cédric Le Goater
When in HV mode, if EA[0] is 0, the Hypervisor Offset Real Mode
Register controls the access.
Signed-off-by: Cédric Le Goater
Message-Id: <20200127144154.10170-2-...@kaod.org>
Signed-off-by: David Gibson
---
target/ppc/mmu-radix64.c | 6 ++
1 file changed, 6
The following changes since commit 28db64fce555a03b4ca256d5b6f4290abdfbd9e8:
Merge remote-tracking branch 'remotes/stefanha/tags/tracing-pull-request'
into staging (2020-01-31 17:37:00 +)
are available in the Git repository at:
git://github.com/dgibson/qemu.git
From: Igor Mammedov
Signed-off-by: Igor Mammedov
Message-Id: <1579100861-73692-71-git-send-email-imamm...@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: David Gibson
---
hw/ppc/virtex_ml507.c | 7 ++-
1 file changed, 2 insertions(+), 5 deletions(-)
diff --git
From: Cédric Le Goater
Print out the offset at which the error occured.
Signed-off-by: Cédric Le Goater
Message-Id: <20200108090348.21224-3-...@kaod.org>
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: David Gibson
---
hw/ppc/pnv_pnor.c | 3 ++-
1 file changed, 2 insertions(+), 1
From: Cédric Le Goater
Signed-off-by: Cédric Le Goater
Message-Id: <20200108090348.21224-2-...@kaod.org>
Reviewed-by: Philippe Mathieu-Daudé
Signed-off-by: David Gibson
---
hw/ppc/pnv_pnor.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/hw/ppc/pnv_pnor.c
On Mon, Feb 03, 2020 at 08:15:02AM +0800, Heyi Guo wrote:
> The address field in each _PRT mapping package should be constructed
> with high word for device# and low word for function#, so it is wrong
> to use bus_no as the high word. Enumerate all possible slots
> (i.e. PCI_SLOT_MAX) instead.
>
On 02/02/2020 12.00, Heyi Guo wrote:
> Update comments in tests/qtest/bios-tables-test.c to reflect the
> current path of bios-tables-test-allowed-diff.h, which is now under
> tests/qtest/ as well.
>
> Signed-off-by: Heyi Guo
>
> ---
>
> Cc: "Michael S. Tsirkin"
> Cc: Igor Mammedov
> Cc:
On Mon, Feb 03, 2020 at 08:15:04AM +0800, Heyi Guo wrote:
> The original code defines a named object for the resource template but
> then returns the resource template object itself; the resulted output
> is like below:
>
> Method (_CRS, 0, NotSerialized) // _CRS: Current Resource Settings
> {
>
On Mon, Feb 03, 2020 at 08:15:03AM +0800, Heyi Guo wrote:
> Using _UID of 0 for all PCI interrupt link devices absolutely violates
> the spec. Simply increase one by one.
>
> Signed-off-by: Heyi Guo
Reviewed-by: Michael S. Tsirkin
> ---
> Cc: Peter Maydell
> Cc: "Michael S. Tsirkin"
> Cc:
On Mon, Feb 03, 2020 at 08:15:05AM +0800, Heyi Guo wrote:
> Differences between disassembled ASL files:
>
> diff --git a/DSDT.dsl.orig b/DSDT.dsl
> index ed3e5f0fa9..10cf70c886 100644
> --- a/DSDT.dsl.orig
> +++ b/DSDT.dsl
> @@ -5,13 +5,13 @@
> *
> * Disassembling to symbolic ASL+ operators
>
On Mon, Feb 03, 2020 at 08:14:59AM +0800, Heyi Guo wrote:
> We are going to change ARM virt ACPI DSDT table, which will cause make
> check to fail, so temporarily add related golden masters to ignore
> list.
>
> Signed-off-by: Heyi Guo
Reviewed-by: Michael S. Tsirkin
> ---
> Cc: Peter
On Mon, Feb 03, 2020 at 08:15:01AM +0800, Heyi Guo wrote:
> According to ACPI spec, _ADR should be used for device on a bus that
> has a standard enumeration algorithm, but not for device which is on
> system bus and must be enumerated by OSPM. And it is not recommended
> to contain both _HID and
this answers the whole question. Thanks a lot. closing
** Changed in: qemu
Status: New => Invalid
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1860759
Title:
[REGRESSION] option
This allows moving the kernel in the guest memory. The option is useful
for step debugging (as Linux is linked at 0x0); it also allows loading
grub which is normally linked to run at 0x2.
This uses the existing kernel address by default.
Signed-off-by: Alexey Kardashevskiy
---
At the moment "pseries" starts in SLOF which only expects the FDT blob
pointer in r3. As we are going to introduce a OpenFirmware support in
QEMU, we will be booting OF clients directly and these expect a stack
pointer in r1, the OF entry point in r5 and in addition to this, Linux
looks at r3/r4
A serial device fetches the data from the chardev backend as soon as
input happens and stores it in its internal device specific buffer, every
char device implements it again. Since there is no unified interface to
read such buffer, we will have to read characters directly from
The PAPR platform which describes an OS environment that's presented by
a combination of a hypervisor and firmware. The features it specifies
require collaboration between the firmware and the hypervisor.
Since the beginning, the runtime component of the firmware (RTAS) has
been implemented as a
At the moment "ibm,client-architecture-support" ("CAS") is implemented
in SLOF and QEMU assists via the custom H_CAS hypercall which copies
an updated flatten device tree (FDT) blob to the SLOF memory which
it then uses to update its internal tree.
When we enable the OpenFirmware client interface
At the moment we enforce 64bit mode on a CPU when reset. This does not
make difference as SLOF or Linux set the desired mode straight away.
However if we ever boot something other than these two,
this might not work as, for example, GRUB expects the default MSR state
and does not work properly.
This is v6 of an effort to implement Open Firmware Client Interface
in QEMU. The feature is described in 6/6, 1/6..5/6 are small
but necessary preparations.
With this thing, I can boot unmodified Ubuntu 18.04 and Fedora 30
directly from the disk without SLOF.
This is based on sha1
532fe321cf06
On Fri, Jan 17, 2020 at 02:33:54PM +, Peter Maydell wrote:
> On Mon, 2 Dec 2019 at 14:06, Cleber Rosa wrote:
> >
> > RFC: QEMU Gating CI
> > ===
> >
> > This RFC attempts to address most of the issues described in
> > "Requirements/GatinCI"[1]. An also relevant write up is
At this point it seems that all jobs depend on those steps, with
maybe the EDK2 jobs as exceptions.
The jobs that will be added will not want those scripts to be
run, so let's move these steps to the appropriate jobs, while
still trying to avoid repetition.
Signed-off-by: Cleber Rosa
---
This is a crude and straightforward mapping of Peter's
"remake-merge-builds" and "pull-buildtest" scripts.
Some characteristics were removed for simplicity sake (but eventually
will), including:
* number of simultaneous make jobs
* make's synchronous output, not needed because of previous point
The "ibm,os-term" RTAS call has a single parameter which is a pointer to
a message from the guest kernel about the termination cause; this prints
it.
Signed-off-by: Alexey Kardashevskiy
---
hw/ppc/spapr_rtas.c | 7 +++
1 file changed, 7 insertions(+)
diff --git a/hw/ppc/spapr_rtas.c
From: Pan Nengyuan
It's not a big deal, but 'check qtest-ppc/ppc64' runs fail if sanitizers is
enabled.
The memory leak stack is as follow:
Direct leak of 128 byte(s) in 4 object(s) allocated from:
#0 0x7f11756f5970 in __interceptor_calloc (/lib64/libasan.so.5+0xef970)
#1
On Sun, Feb 02, 2020 at 06:38:59PM +0100, Paolo Bonzini wrote:
> Il dom 2 feb 2020, 12:51 Alexey Kardashevskiy ha scritto:
>
> > > QEMU must not load GRUB from disk, that's the firmware's task. If you
> > > want to kill SLOF, you can rewrite it, but loading the kernel GRUB from
> > > disk
On Sat, Feb 01, 2020 at 08:04:25PM +0100, Paolo Bonzini wrote:
> On 01/02/20 14:39, Alexey Kardashevskiy wrote:
> > QEMU needs to load GRUB from the disk. The current workaround is to read
> > it from qcow2, save in a file and then call load_elf(). Not nice.
> >
> > 2 problems with that.
> >
> >
On Sat, Feb 01, 2020 at 11:46:16PM +0100, Greg Kurz wrote:
> Some default features of the pseries machine are only available with
> KVM. Warnings are printed when the pseries machine is used with another
> accelerator:
>
> qemu-system-ppc64: warning: TCG doesn't support requested feature,
>
On Sun, Feb 02, 2020 at 06:31:17PM +0100, BALATON Zoltan wrote:
> On Sun, 2 Feb 2020, BALATON Zoltan wrote:
> > On Sat, 1 Feb 2020, Greg Kurz wrote:
> > > Some default features of the pseries machine are only available with
> > > KVM. Warnings are printed when the pseries machine is used with
Differences between disassembled ASL files:
diff --git a/DSDT.dsl.orig b/DSDT.dsl
index ed3e5f0fa9..10cf70c886 100644
--- a/DSDT.dsl.orig
+++ b/DSDT.dsl
@@ -5,13 +5,13 @@
*
* Disassembling to symbolic ASL+ operators
*
- * Disassembly of DSDT, Thu Jan 23 16:00:04 2020
+ * Disassembly of
According to ACPI spec, _ADR should be used for device on a bus that
has a standard enumeration algorithm, but not for device which is on
system bus and must be enumerated by OSPM. And it is not recommended
to contain both _HID and _ADR in a single device.
See ACPI 6.3, section 6.1, top of page
Using _UID of 0 for all PCI interrupt link devices absolutely violates
the spec. Simply increase one by one.
Signed-off-by: Heyi Guo
---
Cc: Peter Maydell
Cc: "Michael S. Tsirkin"
Cc: Igor Mammedov
Cc: Shannon Zhao
Cc: qemu-...@nongnu.org
Cc: qemu-devel@nongnu.org
---
The sub device "RP0" under PCI0 in ACPI/DSDT does not contain any
method or property other than "_ADR", so it is safe to remove it.
Signed-off-by: Heyi Guo
Acked-by: "Michael S. Tsirkin"
---
Cc: Peter Maydell
Cc: "Michael S. Tsirkin"
Cc: Igor Mammedov
Cc: Shannon Zhao
Cc:
We are going to change ARM virt ACPI DSDT table, which will cause make
check to fail, so temporarily add related golden masters to ignore
list.
Signed-off-by: Heyi Guo
---
Cc: Peter Maydell
Cc: "Michael S. Tsirkin"
Cc: Igor Mammedov
Cc: Shannon Zhao
Cc: qemu-...@nongnu.org
Cc:
The original code defines a named object for the resource template but
then returns the resource template object itself; the resulted output
is like below:
Method (_CRS, 0, NotSerialized) // _CRS: Current Resource Settings
{
Name (RBUF, ResourceTemplate ()
{
WordBusNumber
The address field in each _PRT mapping package should be constructed
with high word for device# and low word for function#, so it is wrong
to use bus_no as the high word. Enumerate all possible slots
(i.e. PCI_SLOT_MAX) instead.
Signed-off-by: Heyi Guo
---
Cc: Peter Maydell
Cc: "Michael S.
Remove conflict _ADR objects, and fix and refine PCI device definition in
ACPI/DSDT.
Cc: Peter Maydell
Cc: "Michael S. Tsirkin"
Cc: Igor Mammedov
Cc: Shannon Zhao
Cc: qemu-...@nongnu.org
Cc: qemu-devel@nongnu.org
v1 -> v2:
- flow the work flow in tests/qtest/bios-table-test.c to post ACPI
Windows (unlike wine) bails out when IDirectSoundBuffer8::Lock is called
with zero length. Also, hw->pos_emul handling was incorrect when
calling this function for the first time.
Signed-off-by: Kővágó, Zoltán
Reported-by: KJ Liew
---
I've tested this patch on wine and a borrowed Windows 8.1
On Sun, Jan 19, 2020 at 7:04 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > The Xunlong Orange Pi PC is an Allwinner H3 System on Chip
> > based embedded computer with mainline support in both U-Boot
> > and Linux. The board comes with a Quad Core Cortex A7 @
On Tue, Jan 21, 2020 at 5:39 PM Igor Mammedov wrote:
> On Sun, 19 Jan 2020 01:50:44 +0100
> Niek Linnenbank wrote:
>
> > The Xunlong Orange Pi PC is an Allwinner H3 System on Chip
> > based embedded computer with mainline support in both U-Boot
> > and Linux. The board comes with a Quad Core
On Sun, Feb 2, 2020 at 8:38 PM Kővágó, Zoltán
wrote:
> This adds proper support for float samples in mixeng by adding a new
> audio format for it.
>
> Limitations: only native endianness is supported.
>
> Signed-off-by: Kővágó, Zoltán
> ---
>
> This patch is meant to be applied on top of
On Sun, Jan 19, 2020 at 8:14 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > A real Allwinner H3 SoC contains a Boot ROM which is the
> > first code that runs right after the SoC is powered on.
> > The Boot ROM is responsible for loading user code (e.g. a
This problem affected my virtual environment which I used (via qemu-
static) to build my project for RaspberryPI platform. After I upgraded
my virtual Raspbian to buster release `readdir` stopped working (as
described in this thread) due to mapping of 64 inode numbers to qemu
32bit ARM land. I
Hi Philippe,
On Sun, Jan 19, 2020 at 8:02 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > The Allwinner System on Chip families sun4i and above contain
> > an integrated storage controller for Secure Digital (SD) and
> > Multi Media Card (MMC) interfaces. This
Hi Corey,
Thanks for reviewing!
On Mon, Jan 20, 2020 at 6:59 PM Corey Minyard wrote:
> On Sat, Jan 18, 2020 at 04:25:08PM +0100, Philippe Mathieu-Daudé wrote:
> > Cc'ing Corey/David for good advices about using UUID.
>
> Is there any reason you didn't use the built-in qemu UUID for this? It
>
On Sun, Jan 19, 2020 at 7:57 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > The Security Identifier device found in various Allwinner System on Chip
> > designs gives applications a per-board unique identifier. This commit
> > adds support for the Allwinner
On Sun, Jan 19, 2020 at 7:52 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > Various Allwinner System on Chip designs contain multiple processors
> > that can be configured and reset using the generic CPU Configuration
> > module interface. This commit adds
Ah, great thanks. It looks like there are patches that fix qemu,
although the setup looks a bit complex. I'll report if I get something
going.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1805913
On 2020-01-28 09:30, Volker Rümelin wrote:
Hi,
Unfortunately it's not that simple to simply revert the patch since the old
backend api no longer exists. Also I don't have a Mac so it's almost
impossible for me to test the results. I looked at the specified commit and I
think I found a
On 2020-02-02 15:06, Volker Rümelin wrote:
There are reports that since commit 2ceb8240fa "coreaudio: port
to the new audio backend api" audio playback with CoreAudio is
broken. This patch reverts some parts the commit.
Because of changes in the audio subsystem the audio clip
function in v4.1.0
This adds proper support for float samples in mixeng by adding a new
audio format for it.
Limitations: only native endianness is supported.
Signed-off-by: Kővágó, Zoltán
---
This patch is meant to be applied on top of "[PATCH] coreaudio: fix coreaudio
playback" by Volker Rümelin, available at:
On Sun, Jan 19, 2020 at 7:44 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 7:37 PM, Philippe Mathieu-Daudé wrote:
> > On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> >> The Allwinner H3 System on Chip contains multiple USB 2.0 bus
> >> connections which provide software access using the Enhanced
>
On Sun, Jan 19, 2020 at 7:37 PM Philippe Mathieu-Daudé
wrote:
> On 1/19/20 1:50 AM, Niek Linnenbank wrote:
> > The Allwinner H3 System on Chip contains multiple USB 2.0 bus
> > connections which provide software access using the Enhanced
> > Host Controller Interface (EHCI) and Open Host
On Sun, Feb 2, 2020 at 3:03 PM Volker Rümelin wrote:
> Hi,
>
> here is a new patch for the CoreAudio playback problem. This patch
> is Zoltán's patch from
> https://lists.nongnu.org/archive/html/qemu-devel/2020-01/msg02142.html
> and a improved version of my patch squashed together.
>
> I
Il dom 2 feb 2020, 12:51 Alexey Kardashevskiy ha scritto:
> > QEMU must not load GRUB from disk, that's the firmware's task. If you
> > want to kill SLOF, you can rewrite it, but loading the kernel GRUB from
> > disk within QEMU is a bad idea: the next feature you'll be requested to
> >
On Sun, 2 Feb 2020, BALATON Zoltan wrote:
On Sat, 1 Feb 2020, Greg Kurz wrote:
Some default features of the pseries machine are only available with
KVM. Warnings are printed when the pseries machine is used with another
accelerator:
qemu-system-ppc64: warning: TCG doesn't support requested
1 - 100 of 126 matches
Mail list logo
