On Wed, Jul 13, 2016 at 2:52 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 13 July 2016 at 01:54, David Gibson <da...@gibson.dropbear.id.au> wrote:
>> On Tue, Jul 12, 2016 at 09:05:24AM -0700, Andrey Smirnov wrote:
>>> Please let me know how I should proc
Change signature of address_space_write() to expectet void * as a buffer
instead of uint8_t * to avoid forcing the caller of the function to do a
type cast.
Reviewed-by: David Gibson <da...@gibson.dropbear.id.au>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
Move call to memory_region_dispatch_write() outside of swtich statement
since the only thing that is different about all of those call is
"length" argument and that matches value in "l".
Reviewed-by: David Gibson <da...@gibson.dropbear.id.au>
Signed-off-by: A
Change signature of address_space_read() to expectet void * as a buffer
instead of uint8_t * to avoid forcing the caller of the function to do a
type cast.
Reviewed-by: David Gibson <da...@gibson.dropbear.id.au>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
- Rebased on top of http://patchwork.ozlabs.org/patch/635235/
- Additional code cleanup patches
Andrey Smirnov (10):
Avoid needless calls to address_space_rw()
Change signature of address_space_read() to avoid casting
Change signature of address_space_write() to avoid casting
Rename MMUAccessType to MemoryAccessType and MMU_*
constants to corresponding MEM_* constants, so it would be possible to
re-use these defenitions in other, non MMU-related, contexts.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
include/exec/exec-all.h | 2 +-
inclu
Change signature of cpu_memory_rw_debug() to expectet void * as a buffer
instead of uint8_t * to avoid forcing the caller of the function to do a
type cast.
Reviewed-by: David Gibson <da...@gibson.dropbear.id.au>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
Convert cpu_memory_rw_debug() to use MemoryAccessType as a way of
specifying memory reads/writes. This makes caller code be more obvious
in what it does (previously one had to interpret 0 or 1 and remember the
semantics of the last boolean argument of the function).
Signed-off-by: Andrey Smirnov
Use address_space_rw to handle reads and wirtes in cpu_memory_rw_debug()
this way it becomes possible to modify memory mapped registers through
GDB connection.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
exec.c
Avoid calling address_space_rw() when direction of the transfer is
constant and known at compile time and replace them with explicit calls
to address_space_read()/address_space_write().
Reviewed-by: David Gibson <da...@gibson.dropbear.id.au>
Signed-off-by: Andrey Smirnov <andrew.smir...@
Convert target_memory_rw_debug to use MemoryAccessType as to follow
similar conversion of cpu_memory_rw_debug.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
gdbstub.c | 13 -
1 file changed, 8 insertions(+), 5 deletions(-)
diff --git a/gdbstub.c b/gdbstub.c
Convert address_space_rw() to use MemoryAccessType following the
conversion of cpu_memory_rw_debug().
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
exec.c | 14 +-
include/exec/memory.h| 7 +--
kvm-all.c| 8 +---
s
On Thu, Jul 7, 2016 at 8:38 PM, David Gibson
<da...@gibson.dropbear.id.au> wrote:
> On Thu, Jul 07, 2016 at 04:33:38PM -0700, Andrey Smirnov wrote:
>> Move call to memory_region_dispatch_write() outside of swtich statement
>> since the only thing that is different ab
>> }
>>
>> enum write_rom_type {
>> @@ -3643,7 +3646,7 @@ int cpu_memory_rw_debug(CPUState *cpu, target_ulong
>> addr,
>> } else {
>> address_space_rw(cpu->cpu_ases[asidx].as, phys_addr,
>> MEMTXATTRS_UNSPECIFIED,
>> -
On Tue, Jul 12, 2016 at 8:41 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 12 July 2016 at 16:28, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> On Thu, Jul 7, 2016 at 8:38 PM, David Gibson
>> <da...@gibson.dropbear.id.au> wrote:
>>> On Thu
On Mon, Jul 11, 2016 at 10:27 PM, David Gibson
wrote:
> On Mon, Jul 11, 2016 at 05:27:50PM +0100, Peter Maydell wrote:
>> On 11 July 2016 at 03:24, David Gibson wrote:
>> > On Sun, Jul 10, 2016 at 08:32:32PM +0100, Peter Maydell wrote:
>>
that ARMv7M
architecture is a single core architecture.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/intc/armv7m_nvic.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/hw/intc/armv7m_nvic.c b/hw/intc/armv7m_nvic.c
index 890d5d7..06d8db6 100644
--
on-running CPU. A concrete example would be starting QEMU emulating
Cortex-M with -S, connecting with GDB and modifying the value of Vector
Table Offset register.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
cpus.c | 2 +-
disas.c |
On Wed, Jun 29, 2016 at 8:55 AM, Paolo Bonzini <pbonz...@redhat.com> wrote:
> On 28/06/2016 23:44, Andrey Smirnov wrote:
>> Add code to support writing to memory mapped peripherals via
>> cpu_memory_rw_debug(). The code of that function already supports
>> reading f
On Thu, Jun 30, 2016 at 7:06 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 28 June 2016 at 22:44, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Add code to support writing to memory mapped peripherals via
>> cpu_memory_rw_debug(). The code of tha
application compiled for PowerPC on a x86 host using
linux-use/qemu-ppc emulation.
Anything as simple as:
qemu-ppc -L /bin/ls
should trigger the problem.
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
util/path.c | 53 +-
On Fri, Jan 27, 2017 at 10:53 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 27 January 2017 at 18:31, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Always translate /etc/ld.so.cache to point somwhere inside of guest's
>> filesystem tree pointed to
corresponding Linux driver of
emulated host to reject buffer as a runt packet
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/fsl_etsec/rings.c | 7 +++
1 file changed, 7 insertions(+)
diff --git a/hw/net/fsl_etsec/rings.c b/hw/net/fsl_etsec/rings.c
index 79d2f14..1
Fix various small problems in hexdump code, such as:
- Reference to non-existing field etsec->nic->nc.name is replaced
with nc->name
- Type mismatch warnings
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/fsl_etsec/etsec.c | 4 ++--
1 file change
ts by eight (bytes) each time a
descriptor is closed successfully by the eTSEC..."
revised algorithm might also a more correct way of emulating this aspect
of eTSEC peripheral.
Cc: Alexander Graf <ag...@suse.de>
Cc: Scott Wood <scottw...@freescale.com>
Cc: Jason Wang <jaso
ts by eight (bytes) each time a
descriptor is closed successfully by the eTSEC..."
revised algorithm might also a more correct way of emulating this aspect
of eTSEC peripheral.
Cc: Alexander Graf <ag...@suse.de>
Cc: Scott Wood <scottw...@freescale.com>
Cc: Jason Wang <jaso
On Sun, Dec 25, 2016 at 8:12 PM, Jason Wang <jasow...@redhat.com> wrote:
>
>
> On 2016年12月21日 05:11, Andrey Smirnov wrote:
>>
>> Current code that handles Tx buffer desciprtor ring scanning employs the
>> following algorithm:
>>
>> 1. Restore
quot;start" (from #1) exit the loop
loop, otherwise go to #2
This way emulation code always keeps track where guest OS driver was
driving data to last while still going full "loop" over every descriptor
in a ring, which, hopefully, should
m
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 75822344fc..84085afe09 100644
--- a/hw/net/imx_fec.c
+++ b/hw/net/imx_fec.c
@@ -536,19 +536
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/arm/Makefile.objs | 2 +-
hw/arm/mcimx7d-sabre.c | 100
<jasow...@redhat.com>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/arm/fsl-imx6.c | 1 +
hw/net/imx_fec.c | 2 --
2 files changed, 1 insertion(+), 2 deletions(-)
diff --git a/hw/arm/fsl-imx6.c b/hw/ar
Add enough code to emulate i.MX2 watchdog IP block so it would be
possible to reboot the machine running Linux Guest.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/sd/sdhci.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c
inde
v...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 6 --
include/hw/net/imx_fec.h | 1 +
2 files changed, 5 insertions(+), 2 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 84085afe09..767402909d 100644
--- a/hw
Add sizes.h from Linux to have a more readable way of specifying
MemoryRegion sizes.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
include/qemu/
Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
default-configs/arm-softmmu.mak | 1 +
hw/arm/Makefile.objs| 2 +
hw/arm/fsl-imx7.c
More recent version of the IP block support more than one Tx DMA ring,
so add the code implementing that feature.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-of
WDT device
I also have a follow up series that implements bit needes for PCIe
emulation support (DesignWare IP emulation + supporting code) which
I'll be submitting after this series is accepted.
Feedback is welcome!
Thanks,
Andrey Smirnov
Andrey Smirnov (17):
imx_fec: Do not link to netdev
: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/sd/sdhci-internal.h | 15 ++
hw/sd/sdhci.c | 123 -
include/hw/sd/sdhci.h | 8
3 files
Needed to support latest Linux kernel driver which relies on that
functionality.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.sm
Add code to emulate SNVS IP-block. Currently only the bits needed to
be able to emulate machine shutdown are implemented.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/misc/Makefile.objs | 1 +
hw/misc/imx7_ccm.c
rg
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 767402909d..989c11be5f 100644
--- a/hw/net/imx_fec.c
+++ b/hw/net/imx_fec.c
Save some computation time and avoid calculating CRC's frame
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
l@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 6045ffe673..c45b9648d9 100644
--- a/hw/net/
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 2 +-
1 file changed, 1 insertion(+), 1
On Fri, Oct 6, 2017 at 7:00 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 30 September 2017 at 01:17, Philippe Mathieu-Daudé <f4...@amsat.org> wrote:
>> Hi Andrey,
>>
>> On 09/18/2017 04:50 PM, Andrey Smirnov wrote:
>>>
>>&g
On Fri, Oct 6, 2017 at 7:10 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> More recent version of the IP block support more than one Tx DMA ring,
>> so add the code imple
On Fri, Oct 6, 2017 at 7:02 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> Needed to support latest Linux kernel driver which relies on that
>> functionality.
>&
On Fri, Oct 6, 2017 at 6:56 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> In current implementation, packet queue flushing logic seem to suffer
>> from a deadlock like sc
On Fri, Oct 6, 2017 at 6:48 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> Save some computation time and avoid calculating CRC's frame
>>
>> Cc: Peter Maydell <pete
On Fri, Oct 6, 2017 at 7:38 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> For now we only support the following devices:
>> * up to 2 Cortex A9 cores (SMP works
On Fri, Oct 6, 2017 at 7:42 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:51, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> Cc: Peter Maydell <peter.mayd...@linaro.org>
>> Cc: qemu-devel@nongnu.org
>> Cc: qem
On Fri, Oct 6, 2017 at 7:13 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> Add sizes.h from Linux to have a more readable way of specifying
>> MemoryRegion sizes.
>&
On Fri, Sep 22, 2017 at 12:27 AM, Jason Wang <jasow...@redhat.com> wrote:
>
>
> On 2017年09月19日 03:50, Andrey Smirnov wrote:
>>
>> In current implementation, packet queue flushing logic seem to suffer
>> from a deadlock like scenario if a packet is received by the i
On Fri, Sep 22, 2017 at 12:33 AM, Jason Wang <jasow...@redhat.com> wrote:
>
>
> On 2017年09月19日 03:50, Andrey Smirnov wrote:
>>
>> More recent version of the IP block support more than one Tx DMA ring,
>> so add the code implementing that feature.
>>
>&g
On Fri, Oct 6, 2017 at 7:22 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 18 September 2017 at 20:50, Andrey Smirnov <andrew.smir...@gmail.com>
> wrote:
>> Add enough code to emulate i.MX2 watchdog IP block so it would be
>> possible to reboot the machine
: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
000..f1a6a79179
--- /dev/null
+++ b/hw/arm/fsl-imx7.c
@@ -0,0 +1,596 @@
+/*
+ * Copyright (c) 2017, Impinj, Inc.
+ *
+ * i.MX7 SoC definitions
+ *
+ * Author: Andrey Smirnov <andrew.smir...@gmail.com>
+ *
+ * Based on hw/arm/fsl-imx6.c
+ *
+ * This program is free software; you can redistribute
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
eter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
default-configs/arm-softmmu.mak |
<jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/arm/fsl-imx6.c | 1 +
hw/
without needing to use a PSCI implementing bootloader. If that is
something that new board code shouldn't do, please let me know.
Thanks,
Andrey Smirnov
[v1] https://lists.gnu.org/archive/html/qemu-devel/2017-09/msg04770.html
P.S.: I don't know the best way to specify mailing list message
archives, s
ongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Philippe Mathieu-Daudé <f4...@amsat.org>
Signed-off-by: And
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
ongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/misc/Makefile.objs | 1 +
hw/misc/imx7_snvs.c | 83 +
include/hw/misc/imx7_snvs.h | 35 +++
3 files changed, 1
yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 12 ++--
include/hw/net/imx_fec.h | 1 +
2 files changed, 7 insertions(+), 6 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 8b2e4b8ffe..eb034ffd0c 100644
gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 23 +++
include/hw/net/imx_fec.h | 2 ++
2 files changed, 25 insertions(+)
diff --git a/hw/net/imx_fec.c b/hw/
athieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 2 +-
1 file changed, 1 insertion(+), 1 de
t.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/net/imx_fec.c
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/sd
-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 106 ++-
include/hw/net/imx_fec.h | 18 +++-
2 files changed, 102 insertions(+), 22 deletions(-)
diff --git a/h
-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/misc/Makefile.objs | 1 +
hw/misc/imx2_wdt.c | 88 ++
include/hw/misc/imx2_wdt.h | 34 ++
3 files changed, 123 in
Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/sd/sdhci-internal.h | 15 ++
hw/s
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
Add minimal code needed to allow upstream Linux guest to boot.
Cc: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-
On Tue, Nov 21, 2017 at 10:22 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:48, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Implement code needed to set up emulation of MCIMX7SABRE board from
>> NXP. For more info about the HW see
On Tue, Nov 21, 2017 at 10:10 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Add enough code to emulate i.MX2 watchdog IP block so it would be
>> possible to reboot the machine ru
On Tue, Nov 21, 2017 at 10:08 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Add minimal code needed to allow upstream Linux guest to boot.
>>
>> Cc: Peter Maydell <peter.m
On Tue, Nov 21, 2017 at 10:20 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:48, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Add minimal code needed to allow upstream Linux guest to boot.
>>
>> Cc: Peter Maydell <peter.m
On Wed, Nov 22, 2017 at 7:34 AM, Igor Mammedov <imamm...@redhat.com> wrote:
> On Mon, 6 Nov 2017 07:48:12 -0800
> Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>
>> The following interfaces are partially or fully emulated:
>>
>> * up to 2 Cortex A9
On Tue, Nov 21, 2017 at 10:34 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Hi everyone,
>> - Added proper USB emulation code, so now it should be possible to
>&g
On Tue, Nov 21, 2017 at 9:31 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Frame truncation length, TRUNC_FL, is determined by the contents of
>> ENET_FTRL register, so convert
On Tue, Nov 21, 2017 at 9:27 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> In current implementation, packet queue flushing logic seem to suffer
>> from a deadlock like scena
On Tue, Nov 21, 2017 at 9:48 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Some i.MX SoCs (e.g. i.MX7) have FEC registers going as far as offset
>> 0x614, so to avoid getting
On Tue, Nov 21, 2017 at 9:44 AM, Peter Maydell <peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> More recent version of the IP block support more than one Tx DMA ring,
>> so add the code implementing th
On Tue, Nov 21, 2017 at 10:02 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> IP block found on several generations of i.MX family does not use
>> vanilla SDHCI implementation
On Tue, Nov 21, 2017 at 10:04 AM, Peter Maydell
<peter.mayd...@linaro.org> wrote:
> On 6 November 2017 at 15:47, Andrey Smirnov <andrew.smir...@gmail.com> wrote:
>> Cc: Peter Maydell <peter.mayd...@linaro.org>
>> Cc: Jason Wang <jasow...@redhat.com>
>>
to be merged in, your code will
hopefully be in the master already, sounds good?
Meanwhile, do you have public git URL for your changes that I can use
to re-base on top of?
>>> On 12/14/2017 11:52 AM, Andrey Smirnov wrote:
>>>> IP block found on several generations of i.MX family doe
c: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 12 ++--
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 8b2e4b8ffe
athieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 2 +-
1 file changed, 1 insertion(+), 1 de
ongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/
: Peter Maydell <peter.mayd...@linaro.org>
Cc: Jason Wang <jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/net/imx_fec.c
<jasow...@redhat.com>
Cc: Philippe Mathieu-Daudé <f4...@amsat.org>
Cc: qemu-devel@nongnu.org
Cc: qemu-...@nongnu.org
Cc: yurov...@gmail.com
Reviewed-by: Peter Maydell <peter.mayd...@linaro.org>
Signed-off-by: Andrey Smirnov <andrew.smir...@gmail.com>
---
hw/arm/fsl-imx6.c | 1 +
hw/
1 - 100 of 246 matches
Mail list logo