On Apr 12 17:41, Peter Maydell wrote:
> On 16 March 2018 at 20:31, Aaron Lindsay wrote:
> > It was shifted to the left one bit too few.
> >
> > Signed-off-by: Aaron Lindsay
> > ---
> > target/arm/helper.c | 2 +-
> > 1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/target/arm/helper.c b/target/arm/helper.c
> > index 50eaed7..0102357 100644
> > --- a/target/arm/helper.c
> > +++ b/target/arm/helper.c
> > @@ -1123,7 +1123,7 @@ static void pmccfiltr_write(CPUARMState *env, const
> > ARMCPRegInfo *ri,
> > uint64_t value)
> > {
> > uint64_t saved_cycles = pmccntr_op_start(env);
> > -env->cp15.pmccfiltr_el0 = value & 0x7E00;
> > +env->cp15.pmccfiltr_el0 = value & 0xfc00;
> > pmccntr_op_finish(env, saved_cycles);
> > }
> >
>
> I wonder why we got that one wrong.
>
> Reviewed-by: Peter Maydell
>
> Strictly speaking, bit 26 (M) should be visible only in
> the AArch64 view of the register, not the AArch32 one,
> but that's a separate issue.
Right. I addressed this when I added AArch32 access for PMCCFILTR:
[PATCH v3 13/22] target/arm: Allow AArch32 access for PMCCFILTR
https://lists.nongnu.org/archive/html/qemu-devel/2018-03/msg04910.html
-Aaron
--
Qualcomm Datacenter Technologies as an affiliate of Qualcomm Technologies, Inc.
Qualcomm Technologies, Inc. is a member of the
Code Aurora Forum, a Linux Foundation Collaborative Project.
