[SeaBIOS] How to build seabios(coreboot style) with manually specified entry_elf() address ?

Hi SeaBios developers: I would like to build SeaBios as payload of chromebook Depthcharge instead of coreboot, because Depthcharge seems to have some additional device initialization on per-board basis. I did some search and found SeaBios could be used as Grub2 payload, so I guess this is not

[SeaBIOS] [PATCH 1/4] x86: add readq()

From: Marc-André Lureau Signed-off-by: Marc-André Lureau --- src/x86.h | 5 + 1 file changed, 5 insertions(+) diff --git a/src/x86.h b/src/x86.h index 4aea65c..c7bb60d 100644 --- a/src/x86.h +++ b/src/x86.h @@ -211,6 +211,11 @@

[SeaBIOS] [PATCH 3/4] tpm: use get_tpm_version() callback

From: Marc-André Lureau As originally intended, I guess. Signed-off-by: Marc-André Lureau --- src/hw/tpm_drivers.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/src/hw/tpm_drivers.c b/src/hw/tpm_drivers.c index

[SeaBIOS] [PATCH 0/4] RFC: add CRB TPM device

From: Marc-André Lureau Hi, The following series implements a limited TPM CRB driver. The TIS device with a TPM 2.0 seems to be ignored by Windows 10, so I implemented a simple CRB device that I will send shortly on the qemu-devel. With the CRB device, Windows 10

[SeaBIOS] [PATCH 4/4] WIP: add TPM CRB device support

From: Marc-André Lureau The CRB device was introduced with TPM 2.0 to be physical-bus agnostic and defined in TCG PC Client Platform TPM Profile (PTP) Specification Family “2.0” Level 00 Revision 01.03 v22 It seems to be required with Windows 10. It is also a

[SeaBIOS] [PATCH 2/4] tpm: generalize init_timeout()

From: Marc-André Lureau It seems both TIS & CRB devices share the same timeout. Make initialization function generic for now. Signed-off-by: Marc-André Lureau --- src/hw/tpm_drivers.c | 25 +++-- 1 file changed, 15

Re: [SeaBIOS] [PATCH 4/4] WIP: add TPM CRB device support

On 10/06/2017 10:33 AM, marcandre.lur...@redhat.com wrote: From: Marc-André Lureau The CRB device was introduced with TPM 2.0 to be physical-bus agnostic and defined in TCG PC Client Platform TPM Profile (PTP) Specification Family “2.0” Level 00 Revision 01.03 v22

[SeaBIOS] Jenkins build is back to normal : seabios #270

See ___ SeaBIOS mailing list SeaBIOS@seabios.org https://mail.coreboot.org/mailman/listinfo/seabios

Re: [SeaBIOS] [PATCH] nvme: fix out of memory behavior

On Tue, Oct 03, 2017 at 03:47:17PM +0200, Julian Stecklina wrote: > If the allocation of I/O queues ran out of memory, the code would fail to > detect > that and happily use these queues at address zero. For me this happens for > systems with more than 7 NVMe controllers. > > Fix the out of

Re: [SeaBIOS] [PATCH] xhci: Build TRBs directly in xhci_trb_queue()

On Tue, Oct 03, 2017 at 01:41:57PM -0400, Kevin O'Connor wrote: > Use the logic for building a 'struct xhci_trb' that was in > xhci_xfer_queue() up so that command and ring TRBs can also use that > functionality. This eliminates the need to manually generate the > xhci_trb struct from those code