Module Name:src
Committed By: christos
Date: Tue Jan 2 19:28:25 UTC 2024
Modified Files:
src/sys/arch/x86/include: ieee.h
Log Message:
use sized types
To generate a diff of this commit:
cvs rdiff -u -r1.12 -r1.13 src/sys/arch/x86/include/ieee.h
Please note that diffs
Module Name:src
Committed By: christos
Date: Tue Jan 2 19:28:25 UTC 2024
Modified Files:
src/sys/arch/x86/include: ieee.h
Log Message:
use sized types
To generate a diff of this commit:
cvs rdiff -u -r1.12 -r1.13 src/sys/arch/x86/include/ieee.h
Please note that diffs
Module Name:src
Committed By: mrg
Date: Fri Oct 27 06:31:49 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
add MSR stuff for AMD errata 1474.
To generate a diff of this commit:
cvs rdiff -u -r1.208 -r1.209
Module Name:src
Committed By: mrg
Date: Fri Oct 27 06:31:49 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
add MSR stuff for AMD errata 1474.
To generate a diff of this commit:
cvs rdiff -u -r1.208 -r1.209
Module Name:src
Committed By: christos
Date: Sat Sep 16 13:37:10 UTC 2023
Modified Files:
src/sys/arch/x86/include: ieee.h
Log Message:
protect against multiple inclusion
To generate a diff of this commit:
cvs rdiff -u -r1.11 -r1.12 src/sys/arch/x86/include/ieee.h
Module Name:src
Committed By: christos
Date: Sat Sep 16 13:37:10 UTC 2023
Modified Files:
src/sys/arch/x86/include: ieee.h
Log Message:
protect against multiple inclusion
To generate a diff of this commit:
cvs rdiff -u -r1.11 -r1.12 src/sys/arch/x86/include/ieee.h
Module Name:src
Committed By: msaitoh
Date: Thu Jul 27 00:34:07 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD IBPB_RET and BusLockThreshold.
To generate a diff of this commit:
cvs rdiff -u -r1.207 -r1.208
Module Name:src
Committed By: msaitoh
Date: Thu Jul 27 00:34:07 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD IBPB_RET and BusLockThreshold.
To generate a diff of this commit:
cvs rdiff -u -r1.207 -r1.208
Module Name:src
Committed By: msaitoh
Date: Tue Apr 11 06:42:30 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix compile error.
To generate a diff of this commit:
cvs rdiff -u -r1.205 -r1.206 src/sys/arch/x86/include/specialreg.h
Please
Module Name:src
Committed By: msaitoh
Date: Tue Apr 11 06:42:30 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix compile error.
To generate a diff of this commit:
cvs rdiff -u -r1.205 -r1.206 src/sys/arch/x86/include/specialreg.h
Please
Module Name:src
Committed By: msaitoh
Date: Tue Apr 11 02:44:06 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add CPUID 0x07 %ecx bit 24 BUS_LOCK_DETECT.
To generate a diff of this commit:
cvs rdiff -u -r1.204 -r1.205
Module Name:src
Committed By: msaitoh
Date: Tue Apr 11 02:44:06 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add CPUID 0x07 %ecx bit 24 BUS_LOCK_DETECT.
To generate a diff of this commit:
cvs rdiff -u -r1.204 -r1.205
Module Name:src
Committed By: msaitoh
Date: Fri Feb 17 09:53:24 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD CPUID Fn_0008 %ebx bit 3 INVLPGB.
To generate a diff of this commit:
cvs rdiff -u -r1.202 -r1.203
Module Name:src
Committed By: msaitoh
Date: Fri Feb 17 09:53:24 UTC 2023
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD CPUID Fn_0008 %ebx bit 3 INVLPGB.
To generate a diff of this commit:
cvs rdiff -u -r1.202 -r1.203
Module Name:src
Committed By: msaitoh
Date: Fri Dec 30 14:50:52 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix comment.
To generate a diff of this commit:
cvs rdiff -u -r1.200 -r1.201 src/sys/arch/x86/include/specialreg.h
Please note
Module Name:src
Committed By: msaitoh
Date: Fri Dec 30 14:50:52 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix comment.
To generate a diff of this commit:
cvs rdiff -u -r1.200 -r1.201 src/sys/arch/x86/include/specialreg.h
Please note
Module Name:src
Committed By: msaitoh
Date: Fri Dec 30 12:12:54 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Update definitions from the latest Intel SDM.
- Rename HW_FEEDBACK to HWI (Hardware Feedback Interface).
- Add CPUID Fn_0006
Module Name:src
Committed By: msaitoh
Date: Fri Dec 30 12:12:54 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Update definitions from the latest Intel SDM.
- Rename HW_FEEDBACK to HWI (Hardware Feedback Interface).
- Add CPUID Fn_0006
Module Name:src
Committed By: msaitoh
Date: Tue Dec 27 09:36:29 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Use __BIT(). Add comment. Whitespace. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.198 -r1.199
Module Name:src
Committed By: msaitoh
Date: Tue Dec 27 09:36:29 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Use __BIT(). Add comment. Whitespace. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.198 -r1.199
Module Name:src
Committed By: msaitoh
Date: Mon Nov 21 12:21:17 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Update AMD CPUID Fn8000_001b
- Add IbsFetchCtlExtd and IbsOpData4.
- Fix typo (lbs -> Ibs).
To generate a diff of this commit:
Module Name:src
Committed By: msaitoh
Date: Mon Nov 21 12:21:17 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Update AMD CPUID Fn8000_001b
- Add IbsFetchCtlExtd and IbsOpData4.
- Fix typo (lbs -> Ibs).
To generate a diff of this commit:
Module Name:src
Committed By: msaitoh
Date: Wed Nov 16 13:14:34 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Some definitions from AMD APM:
- Add CPUID Fn8000_0007 %eax RAS capabilities.
- Add CPUID Fn8000_001b Instruction-Based
Module Name:src
Committed By: msaitoh
Date: Wed Nov 16 13:14:34 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Some definitions from AMD APM:
- Add CPUID Fn8000_0007 %eax RAS capabilities.
- Add CPUID Fn8000_001b Instruction-Based
Module Name:src
Committed By: msaitoh
Date: Wed Oct 19 15:01:24 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD cpuid Fn8000_000a x2AVIC, VNMI and IBSVIRT from APM Vol. 3 Rev. 3.34.
To generate a diff of this commit:
cvs rdiff -u
Module Name:src
Committed By: msaitoh
Date: Wed Oct 19 15:01:24 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add AMD cpuid Fn8000_000a x2AVIC, VNMI and IBSVIRT from APM Vol. 3 Rev. 3.34.
To generate a diff of this commit:
cvs rdiff -u
Module Name:src
Committed By: msaitoh
Date: Wed Oct 12 10:25:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add CPUID Fn8000_001e Processor Topology Information.
To generate a diff of this commit:
cvs rdiff -u -r1.192 -r1.193
Module Name:src
Committed By: msaitoh
Date: Wed Oct 12 10:25:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add CPUID Fn8000_001e Processor Topology Information.
To generate a diff of this commit:
cvs rdiff -u -r1.192 -r1.193
Module Name:src
Committed By: msaitoh
Date: Thu Oct 6 06:51:37 UTC 2022
Modified Files:
src/sys/arch/x86/include: i82093reg.h
Log Message:
IOAPIC_ID_MASK is 8 bits these days. Fixes PR kern/54276.
To generate a diff of this commit:
cvs rdiff -u -r1.6 -r1.7
Module Name:src
Committed By: msaitoh
Date: Thu Oct 6 06:51:37 UTC 2022
Modified Files:
src/sys/arch/x86/include: i82093reg.h
Log Message:
IOAPIC_ID_MASK is 8 bits these days. Fixes PR kern/54276.
To generate a diff of this commit:
cvs rdiff -u -r1.6 -r1.7
Module Name:src
Committed By: riastradh
Date: Tue Sep 13 09:40:18 UTC 2022
Modified Files:
src/sys/arch/x86/include: pmap_private.h
Log Message:
x86/pmap.h: Need machine/cpufunc.h for invlpg.
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3
Module Name:src
Committed By: riastradh
Date: Tue Sep 13 09:40:18 UTC 2022
Modified Files:
src/sys/arch/x86/include: pmap_private.h
Log Message:
x86/pmap.h: Need machine/cpufunc.h for invlpg.
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 23:12:01 UTC 2022
Modified Files:
src/sys/arch/x86/include: bootinfo.h
Log Message:
x86/bootinfo.h: Add include guard.
To generate a diff of this commit:
cvs rdiff -u -r1.30 -r1.31
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 23:12:01 UTC 2022
Modified Files:
src/sys/arch/x86/include: bootinfo.h
Log Message:
x86/bootinfo.h: Add include guard.
To generate a diff of this commit:
cvs rdiff -u -r1.30 -r1.31
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 10:54:53 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
x86/efi.h: Assert size of struct efi_systbl.
To generate a diff of this commit:
cvs rdiff -u -r1.13 -r1.14
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 10:54:53 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
x86/efi.h: Assert size of struct efi_systbl.
To generate a diff of this commit:
cvs rdiff -u -r1.13 -r1.14
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 09:40:04 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
x86/efi.h: Fix whitespace. No functional change intended.
To generate a diff of this commit:
cvs rdiff -u -r1.11 -r1.12
Module Name:src
Committed By: riastradh
Date: Sat Aug 20 09:40:04 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
x86/efi.h: Fix whitespace. No functional change intended.
To generate a diff of this commit:
cvs rdiff -u -r1.11 -r1.12
Module Name:src
Committed By: msaitoh
Date: Wed Jun 15 16:25:33 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Modify CPUID Fn000a %ebx's string. Add new string for %ecx.
To generate a diff of this commit:
cvs rdiff -u -r1.190 -r1.191
Module Name:src
Committed By: msaitoh
Date: Wed Jun 15 16:25:33 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Modify CPUID Fn000a %ebx's string. Add new string for %ecx.
To generate a diff of this commit:
cvs rdiff -u -r1.190 -r1.191
Module Name:src
Committed By: msaitoh
Date: Mon Jun 13 06:22:32 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add top-down slots event bit of architectural performance monitoring leaf.
To generate a diff of this commit:
cvs rdiff -u
Module Name:src
Committed By: msaitoh
Date: Mon Jun 13 06:22:32 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add top-down slots event bit of architectural performance monitoring leaf.
To generate a diff of this commit:
cvs rdiff -u
Module Name:src
Committed By: skrll
Date: Fri Apr 1 06:49:17 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
Trailing whitespace
To generate a diff of this commit:
cvs rdiff -u -r1.9 -r1.10 src/sys/arch/x86/include/efi.h
Please note that diffs
Module Name:src
Committed By: skrll
Date: Fri Apr 1 06:49:17 UTC 2022
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
Trailing whitespace
To generate a diff of this commit:
cvs rdiff -u -r1.9 -r1.10 src/sys/arch/x86/include/efi.h
Please note that diffs
Module Name:src
Committed By: msaitoh
Date: Tue Feb 1 05:27:40 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
s/shareing/sharing/. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.188 -r1.189
Module Name:src
Committed By: msaitoh
Date: Tue Feb 1 05:27:40 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
s/shareing/sharing/. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.188 -r1.189
Module Name:src
Committed By: msaitoh
Date: Sat Jan 29 08:18:22 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Intel Hybrid Information Enumeration (CPUID Fn_001a).
To generate a diff of this commit:
cvs rdiff -u -r1.187 -r1.188
Module Name:src
Committed By: msaitoh
Date: Sat Jan 29 08:18:22 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Intel Hybrid Information Enumeration (CPUID Fn_001a).
To generate a diff of this commit:
cvs rdiff -u -r1.187 -r1.188
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 10:59:40 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Some definitions from AMD APM:
- CPUID Fn8001 %ecx bit 30 AddrMaskExt.
- CPUID Fn8008 %ebx bit 13 INT_WBINVD.
-
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 10:59:40 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Some definitions from AMD APM:
- CPUID Fn8001 %ecx bit 30 AddrMaskExt.
- CPUID Fn8008 %ebx bit 13 INT_WBINVD.
-
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 10:09:15 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Whitespace. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.184 -r1.185
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 10:09:15 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Whitespace. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.184 -r1.185
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 09:58:23 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Move CPUID_CAPEX_FLAGS next to %eax because it's for %eax.
To generate a diff of this commit:
cvs rdiff -u -r1.183 -r1.184
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 09:58:23 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Move CPUID_CAPEX_FLAGS next to %eax because it's for %eax.
To generate a diff of this commit:
cvs rdiff -u -r1.183 -r1.184
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 09:55:14 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
No functional change.
- Modify comment. Add comment. Fix typo. Mainly taken from dragonfly.
- Use __BIT().
To generate a diff
Module Name:src
Committed By: msaitoh
Date: Sat Jan 15 09:55:14 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
No functional change.
- Modify comment. Add comment. Fix typo. Mainly taken from dragonfly.
- Use __BIT().
To generate a diff
Module Name:src
Committed By: msaitoh
Date: Fri Jan 14 15:46:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Architectural LBR and Linear Address Masking.
To generate a diff of this commit:
cvs rdiff -u -r1.181 -r1.182
Module Name:src
Committed By: msaitoh
Date: Fri Jan 14 15:46:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add Architectural LBR and Linear Address Masking.
To generate a diff of this commit:
cvs rdiff -u -r1.181 -r1.182
Module Name:src
Committed By: msaitoh
Date: Fri Jan 14 15:45:53 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Both Intel and AMD says the name of CPUID 0x01 %edx bit 19 is "CLFSH".
To generate a diff of this commit:
cvs rdiff -u -r1.180
Module Name:src
Committed By: msaitoh
Date: Fri Jan 14 15:45:53 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Both Intel and AMD says the name of CPUID 0x01 %edx bit 19 is "CLFSH".
To generate a diff of this commit:
cvs rdiff -u -r1.180
Module Name:src
Committed By: msaitoh
Date: Thu Jan 13 16:03:38 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add some CPUID bits from the latest Intel SDM.
- Last Branch Record.
- Thread Director.
- AVX version of VNNI.
- Fast short
Module Name:src
Committed By: msaitoh
Date: Thu Jan 13 16:03:38 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add some CPUID bits from the latest Intel SDM.
- Last Branch Record.
- Thread Director.
- AVX version of VNNI.
- Fast short
Module Name:src
Committed By: msaitoh
Date: Thu Jan 13 00:21:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Use __BIT(). KNF. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.178 -r1.179
Module Name:src
Committed By: msaitoh
Date: Thu Jan 13 00:21:41 UTC 2022
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Use __BIT(). KNF. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.178 -r1.179
Module Name:src
Committed By: msaitoh
Date: Thu Dec 9 14:33:19 UTC 2021
Modified Files:
src/sys/arch/x86/include: cacheinfo.h
Log Message:
Print TLB message consistently to improve readability.
Example:
cpu0: L2 cache: 256KB 64B/line 4-way
cpu0: L3 cache: 4MB 64B/line
Module Name:src
Committed By: msaitoh
Date: Thu Dec 9 14:33:19 UTC 2021
Modified Files:
src/sys/arch/x86/include: cacheinfo.h
Log Message:
Print TLB message consistently to improve readability.
Example:
cpu0: L2 cache: 256KB 64B/line 4-way
cpu0: L3 cache: 4MB 64B/line
Module Name:src
Committed By: msaitoh
Date: Thu Sep 30 15:54:55 UTC 2021
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Print CPUID_PBE (Pending Break Enable) with "PBE".
To generate a diff of this commit:
cvs rdiff -u -r1.177 -r1.178
Module Name:src
Committed By: msaitoh
Date: Thu Sep 30 15:54:55 UTC 2021
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Print CPUID_PBE (Pending Break Enable) with "PBE".
To generate a diff of this commit:
cvs rdiff -u -r1.177 -r1.178
Module Name:src
Committed By: msaitoh
Date: Sun Nov 17 15:31:05 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add the following bit definitions from the latest Intel SDM:
- CET shadow stack
- Fast Short REP MOV
- Hybrid part
- CET
Module Name:src
Committed By: msaitoh
Date: Sun Nov 17 15:31:05 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add the following bit definitions from the latest Intel SDM:
- CET shadow stack
- Fast Short REP MOV
- Hybrid part
- CET
Module Name:src
Committed By: msaitoh
Date: Wed Oct 30 05:35:36 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
- GMET is not bit 11 but 17.
- Add unknown CPUID Fn8000_000a %edx bit 20.
To generate a diff of this commit:
cvs rdiff -u -r1.155
Module Name:src
Committed By: msaitoh
Date: Wed Oct 30 05:35:36 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
- GMET is not bit 11 but 17.
- Add unknown CPUID Fn8000_000a %edx bit 20.
To generate a diff of this commit:
cvs rdiff -u -r1.155
Module Name:src
Committed By: manu
Date: Fri Oct 18 00:54:48 UTC 2019
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
Add UEFI boot services and I/O method protoypes
To generate a diff of this commit:
cvs rdiff -u -r1.8 -r1.9 src/sys/arch/x86/include/efi.h
Module Name:src
Committed By: manu
Date: Fri Oct 18 00:54:48 UTC 2019
Modified Files:
src/sys/arch/x86/include: efi.h
Log Message:
Add UEFI boot services and I/O method protoypes
To generate a diff of this commit:
cvs rdiff -u -r1.8 -r1.9 src/sys/arch/x86/include/efi.h
Module Name:src
Committed By: maxv
Date: Wed Oct 9 17:28:46 UTC 2019
Modified Files:
src/sys/arch/x86/include: pte.h
Log Message:
Add new bits.
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3 src/sys/arch/x86/include/pte.h
Please note that diffs are not
Module Name:src
Committed By: maxv
Date: Wed Oct 9 17:28:46 UTC 2019
Modified Files:
src/sys/arch/x86/include: pte.h
Log Message:
Add new bits.
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3 src/sys/arch/x86/include/pte.h
Please note that diffs are not
Module Name:src
Committed By: msaitoh
Date: Tue Oct 8 03:16:21 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix AMD Fn8000_0001f %eax bit 0's name.
To generate a diff of this commit:
cvs rdiff -u -r1.154 -r1.155
Module Name:src
Committed By: msaitoh
Date: Tue Oct 8 03:16:21 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Fix AMD Fn8000_0001f %eax bit 0's name.
To generate a diff of this commit:
cvs rdiff -u -r1.154 -r1.155
Module Name:src
Committed By: maxv
Date: Sat Oct 5 07:30:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: pmap.h pte.h
Log Message:
Switch to the new PTE naming. No binary diff (tested with MKREPRO).
To generate a diff of this commit:
cvs rdiff -u -r1.102 -r1.103
Module Name:src
Committed By: maxv
Date: Sat Oct 5 07:30:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: pmap.h pte.h
Log Message:
Switch to the new PTE naming. No binary diff (tested with MKREPRO).
To generate a diff of this commit:
cvs rdiff -u -r1.102 -r1.103
Module Name:src
Committed By: msaitoh
Date: Thu Sep 26 06:42:53 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Define CPUID_CAPEX_FLAGS's bit 10 correctly.
To generate a diff of this commit:
cvs rdiff -u -r1.152 -r1.153
Module Name:src
Committed By: msaitoh
Date: Thu Sep 26 06:42:53 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Define CPUID_CAPEX_FLAGS's bit 10 correctly.
To generate a diff of this commit:
cvs rdiff -u -r1.152 -r1.153
Module Name:src
Committed By: msaitoh
Date: Mon Sep 9 05:28:32 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add MCOMMIT instruction.
To generate a diff of this commit:
cvs rdiff -u -r1.151 -r1.152 src/sys/arch/x86/include/specialreg.h
Module Name:src
Committed By: msaitoh
Date: Mon Sep 9 05:28:32 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add MCOMMIT instruction.
To generate a diff of this commit:
cvs rdiff -u -r1.151 -r1.152 src/sys/arch/x86/include/specialreg.h
Module Name:src
Committed By: maxv
Date: Sat Sep 7 11:09:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: cpufunc.h
Log Message:
Add a memory barrier on wrmsr, because some MSRs control memory access
rights (we don't use them though). Also add barriers on fninit and
Module Name:src
Committed By: maxv
Date: Sat Sep 7 11:09:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: cpufunc.h
Log Message:
Add a memory barrier on wrmsr, because some MSRs control memory access
rights (we don't use them though). Also add barriers on fninit and
Module Name:src
Committed By: msaitoh
Date: Fri Aug 30 13:11:28 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add definitions of AMD's CPUID Fn8000_0008 %ebx.
To generate a diff of this commit:
cvs rdiff -u -r1.150 -r1.151
Module Name:src
Committed By: msaitoh
Date: Fri Aug 30 13:11:28 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Add definitions of AMD's CPUID Fn8000_0008 %ebx.
To generate a diff of this commit:
cvs rdiff -u -r1.150 -r1.151
Module Name:src
Committed By: msaitoh
Date: Wed Jul 24 10:45:47 UTC 2019
Modified Files:
src/sys/arch/x86/include: cacheinfo.h
Log Message:
It seems that AMD zen2's CPUID 0x8006 leaf's spec has changed.
The EDX register's acsociativity field has 9. In the latest
Module Name:src
Committed By: msaitoh
Date: Wed Jul 24 10:45:47 UTC 2019
Modified Files:
src/sys/arch/x86/include: cacheinfo.h
Log Message:
It seems that AMD zen2's CPUID 0x8006 leaf's spec has changed.
The EDX register's acsociativity field has 9. In the latest
Module Name:src
Committed By: msaitoh
Date: Sat Jul 13 09:28:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Define some new bits of CPUID Fn8000_0007 %edx AMD Advanced Power Management
leaf.
To generate a diff of this commit:
cvs rdiff
Module Name:src
Committed By: msaitoh
Date: Sat Jul 13 09:28:03 UTC 2019
Modified Files:
src/sys/arch/x86/include: specialreg.h
Log Message:
Define some new bits of CPUID Fn8000_0007 %edx AMD Advanced Power Management
leaf.
To generate a diff of this commit:
cvs rdiff
Module Name:src
Committed By: nonaka
Date: Fri Jun 21 02:08:55 UTC 2019
Modified Files:
src/sys/arch/x86/include: bootinfo.h
Log Message:
PR/54147: Increase BOOTINFO_MAXSIZE to 16Kib.
Some systems require a larger bootinfo size for memory descriptors.
To generate a
Module Name:src
Committed By: nonaka
Date: Fri Jun 21 02:08:55 UTC 2019
Modified Files:
src/sys/arch/x86/include: bootinfo.h
Log Message:
PR/54147: Increase BOOTINFO_MAXSIZE to 16Kib.
Some systems require a larger bootinfo size for memory descriptors.
To generate a
Module Name:src
Committed By: msaitoh
Date: Thu Jun 13 15:10:27 UTC 2019
Modified Files:
src/sys/arch/x86/include: i82489reg.h
Log Message:
Indent consistently. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.17 -r1.18
Module Name:src
Committed By: msaitoh
Date: Thu Jun 13 15:10:27 UTC 2019
Modified Files:
src/sys/arch/x86/include: i82489reg.h
Log Message:
Indent consistently. No functional change.
To generate a diff of this commit:
cvs rdiff -u -r1.17 -r1.18
Module Name:src
Committed By: msaitoh
Date: Thu Jun 13 07:44:27 UTC 2019
Modified Files:
src/sys/arch/x86/include: i82489reg.h
Log Message:
Modify LAPIC_LVT_CMCI's comment to be consistent with other LVT's.
No functional change.
To generate a diff of this commit:
cvs
Module Name:src
Committed By: msaitoh
Date: Thu Jun 13 07:44:27 UTC 2019
Modified Files:
src/sys/arch/x86/include: i82489reg.h
Log Message:
Modify LAPIC_LVT_CMCI's comment to be consistent with other LVT's.
No functional change.
To generate a diff of this commit:
cvs
Module Name:src
Committed By: christos
Date: Thu May 30 21:40:40 UTC 2019
Modified Files:
src/sys/arch/x86/include: cpufunc.h
Log Message:
use __asm
To generate a diff of this commit:
cvs rdiff -u -r1.31 -r1.32 src/sys/arch/x86/include/cpufunc.h
Please note that diffs
Module Name:src
Committed By: christos
Date: Thu May 30 21:40:40 UTC 2019
Modified Files:
src/sys/arch/x86/include: cpufunc.h
Log Message:
use __asm
To generate a diff of this commit:
cvs rdiff -u -r1.31 -r1.32 src/sys/arch/x86/include/cpufunc.h
Please note that diffs
1 - 100 of 119 matches
Mail list logo