This SPI controller's access size is 32, or 8-bit. The previous driver
supported 32-bit only. So, this patch adds IORESOURCE_MEM_TYPE_MASK
decoding, an then, the driver can handle the SPI controller of 8-bit.
This patch also changes the readl/writel to ioread*/iowrite*.
Signed-off-by: Yoshihiro
On Thu, Jan 26, 2012 at 05:43:57PM +0900, Shimoda, Yoshihiro wrote:
This SPI controller's access size is 32, or 8-bit. The previous driver
supported 32-bit only. So, this patch adds IORESOURCE_MEM_TYPE_MASK
decoding, an then, the driver can handle the SPI controller of 8-bit.
This patch also
On Wed, Jan 25, 2012 at 3:02 PM, Mark Brown broo...@sirena.org.uk wrote:
On Tue, Jan 24, 2012 at 10:14:32PM +0100, Linus Walleij wrote:
This switches the PL022 worker to a kthread in order to get
hold of a mechanism to control the message pump priority. On
low-latency systems elevating the
On Thu, Jan 26, 2012 at 03:48:59PM +0100, Linus Walleij wrote:
On Wed, Jan 25, 2012 at 3:02 PM, Mark Brown broo...@sirena.org.uk wrote:
It really feels like we should be pulling this into the core - lots of
drivers use a workqueue to drive data through the system and they're all
going to
From: Mathieu SOULARD mathieux.soul...@intel.com
This driver is a fusion of various internal drivers into a single
driver for the SPI slave/master on the Intel Moorestown and Medfield
SSP devices.
Signed-off-by: Mathieu SOULARD mathieux.soul...@intel.com
[Queueing and runtime pm added]
On Thu, Jan 26, 2012 at 10:57 AM, Alan Cox a...@lxorguk.ukuu.org.uk wrote:
From: Mathieu SOULARD mathieux.soul...@intel.com
This driver is a fusion of various internal drivers into a single
driver for the SPI slave/master on the Intel Moorestown and Medfield
SSP devices.
Signed-off-by:
On Thu, 26 Jan 2012 12:18:41 -0700
Grant Likely grant.lik...@secretlab.ca wrote:
On Thu, Jan 26, 2012 at 10:57 AM, Alan Cox a...@lxorguk.ukuu.org.uk wrote:
From: Mathieu SOULARD mathieux.soul...@intel.com
This driver is a fusion of various internal drivers into a single
driver for the
2012/01/26 19:22, Paul Mundt wrote:
On Thu, Jan 26, 2012 at 05:43:57PM +0900, Shimoda, Yoshihiro wrote:
[ snip ]
static void spi_sh_set_bit(struct spi_sh_data *ss, unsigned long val,
@@ -464,6 +473,18 @@ static int __devinit spi_sh_probe(struct
platform_device *pdev)
ss =
Vous recevez cet email de la part de CHEVIGNON.COM
Si vous ne pouvez pas visualiser ce message, consulter notre version en ligne.
WWW.CHEVIGNON.COM: 2ème DEMARQUE (Cuirs, Doudounes, Manteaux, Pulls,
Gilets, Accessoires,
Pantalons, ...)
SOLDES
On Fri, Jan 27, 2012 at 10:14:49AM +0900, Shimoda, Yoshihiro wrote:
2012/01/26 19:22, Paul Mundt wrote:
On Thu, Jan 26, 2012 at 05:43:57PM +0900, Shimoda, Yoshihiro wrote:
[ snip ]
static void spi_sh_set_bit(struct spi_sh_data *ss, unsigned long val,
@@ -464,6 +473,18 @@ static int
jusqu'à -50% sur une sélection de produits !
(http://ofnm43.com/4puubvwflu3xsnsorj/index0.html)| Si la page ne s'affiche pas
correctement, cliquez-ici (./IFILHOME_files/IFILHOME.HTML)
--
Try before you buy = See
Si vous avez des difficultés pour visualiser la newsletter Sinéquanone,
consultez notre version en ligne.
Sinequanone
Sinequanone - Livraison offerte dès 120CUR d'achat
Sinequanone - Soldes 3ème démarque
Du 18 janvier au 14 février 2012, en boutique et sur l'E-shop
12 matches
Mail list logo
