L.S.
In order to wrap this up: apparently there's a feature / bug (choose one) in
any ARM core earlier than v5 due to which a float will be stored in big
endian quad order. The processor in this particular case is an SA1110, which
is default little endian while having a v4 core. (and thus
On Thu, 2005-08-18 at 23:08 +0200, Frank van Vugt wrote:
> > Right. So for your ARM FP library, the code goes from
>
> Yep, will try that patch tomorrow morning, the soft-float cross-compiler
> should be ready then as well, so we'll see if that makes any difference as
> well.
The code shown
> Right. So for your ARM FP library, the code goes from
Yep, will try that patch tomorrow morning, the soft-float cross-compiler
should be ready then as well, so we'll see if that makes any difference as
well.
--
Best,
Frank.
I repeated the test using the value 1.2345678 in order to be able to identify
the position of each byte:
linux i386:
1bde8342cac0f33f
0100
linux arm:
cac0f33f1bde8342
0100
So, it indeed looks like 32bits based middle-endian or something
--
Best,
Frank.
sqlite-users@sqlite.org
> Subject: Re: [sqlite] Possible bug regarding endiannes and
> realstorageclass (sqlite3)
>
> On Thu, 2005-08-18 at 14:10 -0400, D. Richard Hipp wrote:
> > On Thu, 2005-08-18 at 09:40 -0700, Robert Simpson wrote:
> > > http://www.psc.edu/g
5 matches
Mail list logo
