); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
One thing that comes to mind, though I may be missing something here.
Ethernet is CDMA/CA; would you not loose phase lock during a collision
because of a corrupted carrier?
Early (1970's) Ethernet was CSMA/CD on long
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
I'm in Califoria on the other side of the country from Atlanta, GA
where the big dish is located.
I'm also in California. From here, it's 17 hops and ~85 ms to 148.78.243.30
which I think is close to the satellite
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
From: Dr Bruce Griffiths [EMAIL PROTECTED]
Subject: Re: [time-nuts] Timing on Ethernet
Date: Mon, 06 Aug 2007 15:04:48 +1200
Message-ID: [EMAIL PROTECTED]
Hej Magnus
Hej Bruce,
One could always make use of the 2 spare
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
On Sunday 05 August 2007 12:13, Poul-Henning Kamp wrote:
We found the best waveguide experience was in
the range of 300 to 420 MHz, but the distance is very limited,
hundreds of feet at most. The main problem at different
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
Yeah I would be cautious of 'that seller', I've bought some things DOA
before from them. They refunded my money after noting that the items were
not like the ones in the pictures, but still...
Jason
There exists a $0.99
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
Hi Everybody,
Thanks a lot for your help concerning the Ethernet question. It seems we
will stick to a custom made timing network for the moment.
In any case I would like to describe you the principles of the PLL we
use in
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
From: Pablo Alvarez Sanchez [EMAIL PROTECTED]
Subject: [time-nuts] PLL on FPGA
Date: Mon, 6 Aug 2007 17:32:26 +0200
Message-ID: [EMAIL PROTECTED]
Hi Everybody,
Hi Pablo,
Thanks a lot for your help concerning the Ethernet
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
HI Poul:
Thanks for the paper reference. The plots starting at Fig 6 answer my question.
Have Fun,
Brooke Clarke
http://www.PRC68.com
http://www.precisionclock.com
Poul-Henning Kamp wrote:
In message [EMAIL PROTECTED],
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED] RETRY
From: Pablo Alvarez Sanchez [EMAIL PROTECTED]
Subject: RE: [time-nuts] PLL on FPGA
Date: Mon, 6 Aug 2007 18:49:23 +0200
Message-ID: [EMAIL PROTECTED]
-Original Message-
From: Magnus Danielson [mailto:[EMAIL
