); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED]
Tom,
That version was done a few years back when I was big on recycling
parts, so let me dig through my junkbox and see if I still have one
around.
Richard
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED]
I am
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED]
Gentlemen,
I would like to pose a theory question and see if my thinking is
faulty. My original design used a 50 MHz TIC clock and the TMR0
prescaler as the phase counter giving 20ns single sample resolution
in the prototype system.
); SAEximRunCond expanded to false
Errors-To: [EMAIL PROTECTED]
Richard H McCorkle wrote:
Gentlemen,
I would like to pose a theory question and see if my thinking is
faulty. My original design used a 50 MHz TIC clock and the TMR0
prescaler as the phase counter giving 20ns single sample
