Hello Prafulla,
Prafulla Wadaskar wrote:
-Original Message-
From: u-boot-boun...@lists.denx.de [mailto:u-boot-boun...@lists.denx.de]
On Behalf Of Heiko Schocher
Sent: Monday, March 21, 2011 12:32 PM
To: u-boot@lists.denx.de
Cc: Heiko Schocher
Subject: [U-Boot] [PATCH v3 00/23]
-Original Message-
From: u-boot-boun...@lists.denx.de [mailto:u-boot-boun...@lists.denx.de] On
Behalf Of Jate Sujjavanich
Sent: Thursday, March 03, 2011 2:44 AM
To: 'u-boot@lists.denx.de'
Subject: [U-Boot] Coldfire 5235 flexbus.h
The defines in arch/m68k/include/coldfire/flexbus.h
-Original Message-
From: Richard Retanubun [mailto:richardretanu...@ruggedcom.com]
Sent: Thursday, February 03, 2011 11:50 PM
To: u-boot@lists.denx.de
Cc: Jin Zhengxiong-R64188; Richard Retanubun
Subject: [PATCH 1/3] ColdFire: Queued SPI driver
This patch adds a driver for
mx53loco board has two MMC slots, one is for MicroSD,
the other one is for normal SD, but the final board
design is to only boot from MicroSD. So, make the mmc
env default to slot1(MicroSD slot)
Signed-off-by: Jason Liu jason@linaro.org
---
include/configs/mx53loco.h |2 +-
1 files
maillist
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
mx53loco board has two MMC slots, one is for MicroSD,
the other one is for normal SD, but the final board
design is to only boot from MicroSD. So, make the mmc
env default to slot1(MicroSD slot)
Signed-off-by: Jason Liu jason@linaro.org
---
include/configs/mx53loco.h |2 +-
1 files
Hello folks,
I'm trying to generate a FIT tftp-autoupdate image for MPC5200b Board.
I'm using u-boot 2010.12 / dtc 1.2.0. / Kernel 2.6.36.6 ;
Hier is my its file :
-- 8
/dts-v1/;
/ {
description = Automatic Software Update: kernel, rootfs, FDT, FPGA ;
2011/3/22 Jason Liu jason@linaro.org:
mx53loco board has two MMC slots, one is for MicroSD,
the other one is for normal SD, but the final board
design is to only boot from MicroSD. So, make the mmc
env default to slot1(MicroSD slot)
Sorry for the patch title issue, something like PATCH Vx
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 03/15/2011 10:38 AM, Shinya Kuribayashi wrote:
Please pay more attention to coding style issues.
- Comments with multiple lines
- Trailing whitespaces
- Inconsistent tab and space usages
- Follow the basic Linux CodingStyle guide
and so on.
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 03/15/2011 10:26 AM, Shinya Kuribayashi wrote:
+++ b/arch/mips/cpu/xburst/jz_serial.c
[...]
+/*
+ * serial_init - initialize a channel
+ *
+ * This routine initializes the number of data bits, parity
+ * and set the selected baud rate.
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 03/15/2011 10:27 AM, Shinya Kuribayashi wrote:
This asm/jz4740.h is used by files in PATCH v6 1/7. Please fold
this patch into the v6 1/7. That should be ok.
ok. will do that in next patches.
thanks again
- --
Best Regards
Xiangfu Liu
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 03/08/2011 07:44 AM, Scott Wood wrote:
+#if defined(CONFIG_QI_LB60)
+#define KEY_U_OUT (32 * 2 + 16)
+#define KEY_U_IN(32 * 3 + 19)
+ __gpio_as_input(KEY_U_IN);
+ __gpio_enable_pull(KEY_U_IN);
+
Hello Prafulla,
Heiko Schocher wrote:
Prafulla Wadaskar wrote:
Since there is heavy rework,
Also take a look at mv-common.h that we have created for armada100 and
Kirkwood common boards configs. With this we had an abstraction where mostly
files are only added to any new board support.
Minkyu Kang wrote:
+/* additions for new relocation code, must be added to all boards */
+#undef CONFIG_SYS_ARM_WITHOUT_RELOC
Please remove this define.
+#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
+#define CONFIG_SYS_INIT_SP_ADDR(CONFIG_SYS_SDRAM_BASE + 0x1000 - \
+
Minkyu Kang wrote:
+#define CONFIG_SYS_TEXT_BASE 0x0
Zero is right? Maybe 0x33F8?
IMHO Zero should be correct with activated ARM reloc.
Dave
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
Dear David Müller,
On 22 March 2011 17:44, David Müller (ELSOFT AG) d.muel...@elsoft.ch wrote:
Minkyu Kang wrote:
+/* additions for new relocation code, must be added to all boards */
+#undef CONFIG_SYS_ARM_WITHOUT_RELOC
Please remove this define.
+#define CONFIG_SYS_SDRAM_BASE
Hi,
1. Please change spl directory name to mmc_spl in line with nand_spl.
regards,
chander
On Mon, Mar 21, 2011 at 1:51 PM, Aneesh V ane...@ti.com wrote:
Hi,
Are there anymore comments on this series?
On Monday 28 February 2011 05:16 PM, Aneesh V wrote:
This series adds mmc SPL support
Dear David Müller,
On 22 March 2011 17:44, David Müller (ELSOFT AG) d.muel...@elsoft.ch wrote:
Minkyu Kang wrote:
+#define CONFIG_SYS_TEXT_BASE 0x0
Zero is right? Maybe 0x33F8?
IMHO Zero should be correct with activated ARM reloc.
Sorry but I can't understand.
Why?
Please let me
Minkyu Kang wrote:
You are talking about the #undef, right?
Right. :)
Ok, will be done.
Dave
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
Dear Chander Kashyap,
On 22 March 2011 13:27, Chander Kashyap chander.kash...@linaro.org wrote:
MMC controller control4 register offset set to
0x8C as per data sheet.
Added missed out reserved field.
Updated padding field size.
Signed-off-by: Chander Kashyap
Chander,
On Tuesday 22 March 2011 02:20 PM, Chander M. Kashyap wrote:
Hi,
1. Please change spl directory name to mmc_spl in line with nand_spl.
regards,
chander
Please have a look at the commit message of 07/22.
This is done intentionally to be generic enough to be used for any
media. We
Minkyu Kang wrote:
IMHO Zero should be correct with activated ARM reloc.
Sorry but I can't understand.
Why?
Please let me know.
Excerpt from doc/README.arm-relocation:
maybe adapt CONFIG_SYS_TEXT_BASE (this must be checked from board
maintainers)
This *must* be done for boards, which boot
Hello folks,
I'm trying to generate a FIT tftp-autoupdate image for MPC5200b Board.
I'm using u-boot 2010.12 / dtc 1.2.0. / Kernel 2.6.36.6 ;
Hier is my its file :
-- 8
/dts-v1/;
/ {
description = Automatic Software Update: kernel, rootfs, FDT, FPGA ;
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut; Ashish Karkare; Prabhanjan Sarnaik;
adrian.w...@gmail.com
Subject: [PATCH V3 2/5] mv_i2c:
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut; Ashish Karkare; Prabhanjan Sarnaik;
adrian.w...@gmail.com
Subject: [PATCH V3 3/5] I2C: add
Hi,
On 22 March 2011 14:33, Minkyu Kang proms...@gmail.com wrote:
Dear Chander Kashyap,
On 22 March 2011 13:27, Chander Kashyap chander.kash...@linaro.org wrote:
MMC controller control4 register offset set to
0x8C as per data sheet.
Added missed out reserved field.
Updated
For freescale i.MX53 eSDHCv2, when using CMD12, cmdtype need
to be set to ABORT, otherwise, next read command will hang.
This is a software Software Restrictions in i.MX53 reference manual:
29.7.8 Multi-block Read
For pre-defined multi-block read operation, that is,the number of blocks
to read
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut; Ashish Karkare; Prabhanjan Sarnaik;
adrian.w...@gmail.com
Subject: [PATCH V3 5/5] I2C: add
The MMC registers are accessed through struct s5p_mmc member
variables. MMC controller control4 register offset is set
to 0x8C as per data sheet. The size of struct s5p_mmc is also
corrected.
Signed-off-by: Chander Kashyap chander.kash...@linaro.org
Signed-off-by: Tushar Behera
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut; Ashish Karkare; Prabhanjan Sarnaik;
adrian.w...@gmail.com
Subject: [PATCH V3 1/5] pxa:
Modify support for USB mode fixup:
- Add support for fetching USB mode and phy type
via hwconfig
- Add common support for USB mode and phy type
device tree fix-up for all USB controllers
mentioned in hwconfig string
- Add USB2 controller offset
Blocksize was hardcoded to 512 bytes. But the blocksize varies
depeding on various mmc subsystem commands (between 8 and 512).
This hardcoding was resulting in interrupt error during data
transfer.
It is now calculated based upon the request sent by mmc subsystem.
Signed-off-by: Chander Kashyap
On 21/03/11 23:00, Wolfgang Denk wrote:
Dear Graeme Russ,
In message 4d8739f6.5040...@gmail.com you wrote:
I kind of like the idea of different reset sources (CPU exception, hardware
failure, user initiated) but agree copying the linux architecture is over
the top.
What's the difference
Hi Prafulla,
On Tue, Mar 22, 2011 at 7:22 PM, Prafulla Wadaskar prafu...@marvell.com wrote:
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut;
Hi Prafulla,
On Tue, Mar 22, 2011 at 7:40 PM, Prafulla Wadaskar prafu...@marvell.com wrote:
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut;
Hi Prafulla,
On Tue, Mar 22, 2011 at 7:17 PM, Prafulla Wadaskar prafu...@marvell.com wrote:
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut;
Hi Prafulla,
On Tue, Mar 22, 2011 at 7:42 PM, Prafulla Wadaskar prafu...@marvell.com wrote:
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Thursday, March 17, 2011 12:15 PM
To: Heiko Schocher; Wolfgang Denk; Prafulla Wadaskar; u-
b...@lists.denx.de; Marek Vasut;
Dear Graeme Russ,
In message 4d88909a.80...@gmail.com you wrote:
That would be a layer higher than do_reset() (for example, in
panic()).
Hmmm, but panic() is defined in lib/vsprintf.c with no possibility for it
to be overridden in any arch or board specific way
I guess that could be
Hi all,
here's a patch series that incorporates all the changes required during the
review of v1.
Patches 1 to 3 are cleanups to issues that were discovered up during discussion.
Please note that the new board code is not working (see
http://lists.denx.de/pipermail/u-boot/2011-March/088704.html
Signed-off-by: Luca Ceresoli luca.ceres...@comelit.it
Cc: Wolfgang Denk w...@denx.de
Cc: Albert Aribaud albert.arib...@free.fr
Cc: Sandeep Paulraj s-paul...@ti.com
---
Changes in v2:
- this patch is new in v2.
include/configs/cm_t35.h|1 -
include/configs/devkit8000.h|1 -
CONFIG_OMAP34XX must be checked for existence, not value.
Signed-off-by: Luca Ceresoli luca.ceres...@comelit.it
Cc: Wolfgang Denk w...@denx.de
Cc: Albert Aribaud albert.arib...@free.fr
Cc: Sandeep Paulraj s-paul...@ti.com
---
Changes in v2:
- this patch is new in v2.
arch/arm/cpu/armv7/start.S
Signed-off-by: Luca Ceresoli luca.ceres...@comelit.it
Cc: Wolfgang Denk w...@denx.de
Cc: Albert Aribaud albert.arib...@free.fr
Cc: Sandeep Paulraj s-paul...@ti.com
---
Changes in v2:
- this patch is new in v2.
arch/arm/cpu/armv7/omap3/mem.c |2 +-
include/configs/am3517_evm.h |2 +-
Board support for the DIG297 board manufactured by Comelit Group SpA.
It is a custom board baseed on the BeagleBoard http://beagleboard.org/ by
Texas Instruments.
The board support is based on the BeagleBoard implementation.
Signed-off-by: Luca Ceresoli luca.ceres...@comelit.it
Cc: Wolfgang Denk
Dear Lei Wen,
In message aanlktikmypvvjdrngrvz3xzsytn_yprpfmuup_3dd...@mail.gmail.com you
wrote:
...
- writel(readl(ICR) ~ICR_ACKNA K, ICR);
- writel(readl(ICR) ~ICR_ALDIE, ICR);
- writel(readl(ICR) | ICR_TB, ICR);
+
On Tue, 22 Mar 2011 16:11:03 +0800
Xiangfu Liu xian...@openmobilefree.net wrote:
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
On 03/08/2011 07:44 AM, Scott Wood wrote:
+#if defined(CONFIG_QI_LB60)
+#define KEY_U_OUT (32 * 2 + 16)
+#define KEY_U_IN(32 * 3 + 19)
+
Dear Joakim Tjernlund,
In message 1295303966-8409-1-git-send-email-joakim.tjernl...@transmode.se you
wrote:
Seems to that the top level config.mk should include
the auto generated include/config.mk so that all Makefile's
pickup those definitions.
Signed-off-by: Joakim Tjernlund
Meine Damen und Herren,
als erstes wollen wir, Firma Kyivclimate und das Managementteam, fur die
Aufgebrachte Zeit, die das lesen dieser Nachricht erfordert, im voraus sich bei
Ihnen zu bedanken.
Wir sind ein Handelsunternehmen und haben uns auf Verkauf und Installation der
Klima-,
Add support for ST-Ericsson U8500 SoC and HREF platform
John Rigby (1):
armv7: Add support for ST-Ericsson U8500 href platform
Michael Brandt (1):
I2C: add driver of st-ericsson u8500 i2c
Rabin Vincent (2):
p101x: extra init for u8500
armv7: Add ST-Ericsson u8500 arch
From: Michael Brandt michael.bra...@stericsson.com
Signed-off-by: John Rigby john.ri...@linaro.org
---
drivers/i2c/Makefile|1 +
drivers/i2c/u8500_i2c.c | 603 +++
drivers/i2c/u8500_i2c.h | 220 +
3 files changed, 824
From: Rabin Vincent rabin.vinc...@stericsson.com
Signed-off-by: Rabin Vincent rabin.vinc...@stericsson.com
Signed-off-by: Mathieu Poirier mathieu.poir...@linaro.org
Signed-off-by: John Rigby john.ri...@linaro.org
---
arch/arm/cpu/armv7/u8500/Makefile | 46 +++
From: Rabin Vincent rabin.vinc...@stericsson.com
empty fifo on init
program receive line control register on u8500
Signed-off-by: Rabin Vincent rabin.vinc...@stericsson.com
---
drivers/serial/serial_pl01x.c | 10 ++
drivers/serial/serial_pl01x.h |4
2 files changed, 14
On Tue, Mar 22, 2011 at 2:40 PM, John Rigby john.ri...@linaro.org wrote:
Add support for ST-Ericsson U8500 SoC and HREF platform
John Rigby (1):
armv7: Add support for ST-Ericsson U8500 href platform
I failed to mention that this board uses the mmc driver as vexpress
submitted a few weeks
Dear Peter Barada,
In message 4d87d9b0.1080...@logicpd.com you wrote:
Can you please fix these, and resubmit?
Updated patch attached (Thunderbird munched tabs)...
Thanks.
Also, do you happen to have a test case that can be used show the
problem in the existing code, and to test the
Dear haiying.w...@freescale.com,
In message 1298410685-21335-1-git-send-email-haiying.w...@freescale.com you
wrote:
From: Haiying Wang haiying.w...@freescale.com
commit 8aba9dceebb14144e07d19593111ee3a999c37fc
Divides variable of linker flags to LDFLAGS-u-boot and LDFLAGS
breaks the
Dear Kumar Gala,
In message 1299342497-2942-1-git-send-email-ga...@kernel.crashing.org you
wrote:
From: Ed Swarthout ed.swarth...@freescale.com
For example, an input of 0x8000 should print:
2147.484 instead of -2147.-483.
Signed-off-by: Ed Swarthout ed.swarth...@freescale.com
On Wed, Mar 23, 2011 at 12:28 AM, Wolfgang Denk w...@denx.de wrote:
Dear Graeme Russ,
In message 4d88909a.80...@gmail.com you wrote:
That would be a layer higher than do_reset() (for example, in
panic()).
Hmmm, but panic() is defined in lib/vsprintf.c with no possibility for it
to be
Dear Chander Kashyap,
On 22 March 2011 20:29, Chander Kashyap chander.kash...@linaro.org wrote:
The MMC registers are accessed through struct s5p_mmc member
variables. MMC controller control4 register offset is set
to 0x8C as per data sheet. The size of struct s5p_mmc is also
corrected.
On 16 March 2011 20:06, Minkyu Kang mk7.k...@samsung.com wrote:
Use the global data instead of bss variable, replace as follow.
count_value - removed
timestamp - tbl
lastdec - lastinc
Signed-off-by: Minkyu Kang mk7.k...@samsung.com
Signed-off-by: Kyungmin Park kyungmin.p...@samsung.com
[ a few fixes for v2011.03 related to DDR settings on MPC8572DS ]
The following changes since commit 62043ed02a2acffa801e3574e249de07d30336a2:
Wolfgang Denk (1):
Merge branch 'master' of git://git.denx.de/u-boot-ubi
are available in the git repository at:
On Mar 17, 2011, at 3:58 PM, Kumar Gala wrote:
From: York Sun york...@freescale.com
To recognize DIMMs with ECC capability by testing ECC bit only. Not to be
confused by Address Parity bit.
Signed-off-by: York Sun york...@freescale.com
Signed-off-by: Kumar Gala ga...@kernel.crashing.org
On Mar 17, 2011, at 3:58 PM, Kumar Gala wrote:
From: York Sun york...@freescale.com
Tested all possible values for clk_adjust and write_data_delay for dual
rank UDIMM and RDIMM to revise the tables.
Signed-off-by: York Sun york...@freescale.com
Signed-off-by: Kumar Gala
On Mar 17, 2011, at 3:58 PM, Kumar Gala wrote:
From: York Sun york...@freescale.com
rcw_en bit is only available for DDR3 controllers. It is a reserved bit on
DDR1 and DDR2 controllers.
Signed-off-by: York Sun york...@freescale.com
Signed-off-by: Kumar Gala ga...@kernel.crashing.org
On Mar 17, 2011, at 3:58 PM, Kumar Gala wrote:
From: York Sun york...@freescale.com
The fix for errata workaround is to avoid covering physical address
0xff00 to 0x during the implementation.
Signed-off-by: York Sun york...@freescale.com
Signed-off-by: Kumar Gala
63 matches
Mail list logo
