This patch supports drawing 32bpp decompressed bitmap image.
Signed-off-by: Donghwa Lee dh09@samsung.com
Signed-off-by: Kyungmin.park kyungmin.p...@samsung.com
---
Changes for v1/v2/v3:
- use lcd_line_length variable
- convert RGB to BGR because BMP data format aligned
This patches support drawing 32bpp bitmap TIZEN logo in exynos fb.
trats_logo.h data is compressed from trats_logo.bmp to
trats_logo.bmp.gz by gzip and converted to trats_logo.h header file
format by some application. And then it is decomressed at the exynos
fb driver by gunzip_bmp().
This patch performs the pinmux configuration in a common file.
As of now only Exynos5 pinmux for SDMMC, UART and Ethernet is
supported.
Signed-off-by: Abhilash Kesavan a.kesa...@samsung.com
Signed-off-by: Che-Liang Chiou clch...@chromium.org
Signed-off-by: Rajeshwari Shinde
Use the pinmux configuration function for SMDK5250.
Signed-off-by: Abhilash Kesavan a.kesa...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
arch/arm/cpu/armv7/exynos/Makefile |2 +-
board/samsung/smdk5250/smdk5250.c | 160 ++--
2
Hi Tom,
Le 03/05/2012 17:56, Tom Warren a écrit :
Albert,
Please pull u-boot-tegra/master into arm master. Thanks!
The following changes since commit 026251a5e825d61d3bcdf6dffcc27d15afd574f4:
Donghwa Lee (1):
EXYNOS: Change bits per pixel value proper for u-boot.
are available in
From: Andreas Huber andreas.hu...@keymile.com
Add support for a second flash.
By default, a single flash chip is set up:
- called 'boot'
- mtd name for ubi 'ubi0'
MTDIDS and MTDPARTS may be overwritten to add a second flash.
The 'ubiattach' command is featured in two versions:
- if
This patchserie provides further updates for km ppc 83xx boards. One
serie is already posted but until now not committed. This patch serie
therefore is made on top of the first serie:
http://lists.denx.de/pipermail/u-boot/2012-March/120694.html
Beside some enhancements for kmcoge5ne, there are
From: Thomas Herzmann thomas.herzm...@keymile.com
kmcoge5ne starts the post tests if the testpin on
the board was enabled. Currently it does simply a memory
test.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
From: Stefan Bigler stefan.big...@keymile.com
Enabled application buffers in uboot to allow application chipselect
access in uboot.
Signed-off-by: Stefan Bigler stefan.big...@keymile.com
---
board/keymile/common/common.h |2 ++
board/keymile/km83xx/km83xx.c |2 ++
2 files changed, 4
From: Thomas Herzmann thomas.herzm...@keymile.com
The MAC address begins at offset 1.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
board/keymile/common/ivm.c |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
Increase bootlimit to 3 to be more tolerant during the
boot process before switching to the backup application.
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
include/configs/km/keymile-common.h |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git
From: Thomas Herzmann thomas.herzm...@keymile.com
If the testpin is asserted, first check if a test_bank
variable is defined before trying to boot this
test_bank.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
From: Thomas Herzmann thomas.herzm...@keymile.com
On kmcoge5ne we have a dip switch present. If this switch
was switched on the actual_bank is set to 0 and this SW
will be booted.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
Hi all,
I discovered a bug in u-boot, that got evident after Freescale updated the
i.MX51 datasheets to revision 5 in March this year. I don't know if it is a
serious problem or not, but if I believe the wording of the datasheet many of
the boards that use a i.MX51 processor and running u-boot
Hi Marek,
This solves issues when larger amount of DRAM is used. Behave the
same in case of CPU bypass as we do in case of EMI bypass, wait
15 ms. We need to wait until the clock domain stabilizes.
Sorry to be somewhat persistent here, but can you please include the
information what larger
This board is similar to portl2, but it has the u-boot environment
in a SPI NOR flash and not in an i2c eeprom like portl2 have.
Some other details:
- IVM EEPROM is at adress: pca9547:70:9
- PCI is enabled
- PIGGY4 is connected via MV88E6352 simple switch. There is no phy
between the simple
For u-boot this board is similar to mgcoge3un. But some differences
are present. We have a different SDRAM on it and therefore a new
SDRAM config file. Additionaly this board has a direct MAC/MAC
connection from the kirkwood to a marvell simple switch without a
phy inbetween, this needs a new
On 05/04/12 12:06, Russ Dill wrote:
On Thu, May 3, 2012 at 11:03 PM, Igor Grinberg grinb...@compulab.co.il
wrote:
Hi Russ,
On 05/03/12 22:08, Russ Dill wrote:
On Wed, May 2, 2012 at 3:38 AM, Raja, Govindraj govindraj.r...@ti.com
wrote:
On Wed, May 2, 2012 at 2:17 PM, Russ Dill
This patch adds ehci driver support for EXYNOS.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
arch/arm/include/asm/arch-exynos/cpu.h |3 +
arch/arm/include/asm/arch-exynos/ehci.h | 66 ++
Hi,
(my configuration is MPC8270 on a Interface Concept board plines VMEb)
I'm facing a problem relating to my ETH FCC interface (FCC2)
It appears during a TFTPBOOT command that configuration informations are not
the expecting one.
Basically, I'm facing timeout in my serial terminal and several
Hi all,
I discovered a bug in u-boot, that got evident after Freescale updated the
i.MX51 datasheets to revision 5 in March this year. I don't know if it is a
serious problem or not, but if I believe the wording of the datasheet many of
the boards that use a i.MX51 processor and running u-boot
cc'ng to Minkyu Kang and Lukasz Majewski
On 4 May 2012 15:40, Rajeshwari Shinde rajeshwar...@samsung.com wrote:
This patch adds ehci driver support for EXYNOS.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
Add a module which understands converting key codes (or scan codes)
to ASCII characters. It includes FIFO support and can call back to
drivers to read new characters when its FIFO is empty.
Keycode maps are provided for un-modified, shift and ctrl keys.
The plan is to use this module where such
This patchset series adds support to enable USB 2.0 on smdk5250.
It corrects sysreg register, usb host, usb otg base address,
adds power management registers,functions to enable and disable power
to the USB host controller are added.
This patchset is based on:
USB: EXYNOS: Add ehci support.patch
This patch adds functions to enable/disable the power of USB
host controller for EXYNOS5.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Signed-off-by: Che-Liang Chiou clch...@chromium.org
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
---
This patchset is based on:
USB: EXYNOS:
This patch corrects the base addresses for USB_PHY and USB_OTG.
Signed-off-by: Vivek Gautam gautam.vi...@samsung.com
Signed-off-by: Rajeshwari Shinde rajeshwar...@samsung.com
Acked-by: Chander Kashyap chander.kash...@linaro.org
---
arch/arm/include/asm/arch-exynos/cpu.h |4 ++--
1 files
Dear Detlev Zundel,
Hi Marek,
This solves issues when larger amount of DRAM is used. Behave the
same in case of CPU bypass as we do in case of EMI bypass, wait
15 ms. We need to wait until the clock domain stabilizes.
Sorry to be somewhat persistent here, but can you please include
Dear Rajeshwari Shinde,
This patchset series adds support to enable USB 2.0 on smdk5250.
It corrects sysreg register, usb host, usb otg base address,
adds power management registers,functions to enable and disable power
to the USB host controller are added.
This patchset is based on:
USB:
Jon,
[snip]
--- a/include/configs/omap4_common.h
+++ b/include/configs/omap4_common.h
@@ -151,6 +151,7 @@
#define CONFIG_EXTRA_ENV_SETTINGS \
loadaddr=0x8200\0 \
console=ttyO2,115200n8\0 \
+ fdt_high=0x\0 \
Tested this on mainline and worked fine on
This solves issues when larger amount of DRAM is used, like 256MB.
Behave the same in case of CPU bypass as we do in case of EMI
bypass, but wait 15 ms. We need to wait until the clock domain
stabilizes.
This issue seemed to have been caused by not waiting after frobbing
with the CPU bypass, it
Dear voice shen,
please do not top post / full quote. Please read
http://www.netmeister.org/news/learn2quote.html
In message caarquwmcocqqqmswdte7xwa+f940gjk+54ujudb1w8apbz7...@mail.gmail.com
you wrote:
But, I have a question. The different DHCP server configuration will
cause different
From: Valentin Longchamp valentin.longch...@keymile.com
The configuration EEPROM should be removed for P1B.
Signed-off-by: Valentin Longchamp valentin.longch...@keymile.com
---
board/keymile/km_arm/km_arm.c | 10 --
1 files changed, 4 insertions(+), 6 deletions(-)
diff --git
From: Valentin Longchamp valentin.longch...@keymile.com
This can be used if we do not want to use an EEPROM for the
configuration.
Signed-off-by: Valentin Longchamp valentin.longch...@keymile.com
---
board/keymile/common/common.h |7 --
board/keymile/km_arm/km_arm.c |3 +
From: Thomas Herzmann thomas.herzm...@keymile.com
Add a function to read the dip_switch on kmcoge5un. If the
switch is set the actual_bank is set to 0 and this SW is
booted.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
From: Thomas Herzmann thomas.herzm...@keymile.com
On kmcoge5un unfortunately the HW wiring is differently to
other km arm boards.
Signed-off-by: Thomas Herzmann thomas.herzm...@keymile.com
Signed-off-by: Holger Brunck holger.bru...@keymile.com
---
board/keymile/km_arm/km_arm.c |4
1
From: Valentin Longchamp valentin.longch...@keymile.com
The PCIe FPGAs now have to support 2 resets: one for the non traffic
affecting part (PCIe) and one for the traffic affecting part.
When the FPGA is not reconfigured, we only reset the PCIe part.
Signed-off-by: Valentin Longchamp
This patch seris is based on a already transmitted but currently not
committed patch serie:
http://lists.denx.de/pipermail/u-boot/2012-March/121009.html
It adds some further support for our managed switch on kmnusa and kmcoge5un.
And some other feature are added or fixed (dip switch detection for
From: Valentin Longchamp valentin.longch...@keymile.com
In order to be able to perform board resets without interrupting the
traffic, the configuration of an already properly configured FPGA is
skipped.
This is because some PCIe FPGAs embed some other function that must
continue to work over
From: Jon Hunter jon-hun...@ti.com
For OMAP4 boards, such as the panda-es, that have 1GB of memory the linux
kernel fails to locate the device tree blob on boot. The reason being is that
u-boot is copying the DT blob to the upper part of RAM when booting the kernel
and the kernel is unable to
Hi Sricharan,
On 05/04/2012 06:20 AM, R, Sricharan wrote:
Jon,
[snip]
--- a/include/configs/omap4_common.h
+++ b/include/configs/omap4_common.h
@@ -151,6 +151,7 @@
#define CONFIG_EXTRA_ENV_SETTINGS \
loadaddr=0x8200\0 \
console=ttyO2,115200n8\0 \
+
Albert,
On Fri, May 4, 2012 at 12:30 AM, Albert ARIBAUD
albert.u.b...@aribaud.net wrote:
Hi Tom,
Le 03/05/2012 17:56, Tom Warren a écrit :
Albert,
Please pull u-boot-tegra/master into arm master. Thanks!
The following changes since commit
026251a5e825d61d3bcdf6dffcc27d15afd574f4:
Requires --strict option during invocation:
~/linux$ scripts/checkpatch --strict foo.patch
This tests for a bad habits of mine like this:
return 0 ;
Note that it does allow a special case of a bare semicolon
for empty loops:
while (foo())
;
---
V2 adds
Hi Stefano,
On Mon, Apr 30, 2012 at 3:12 PM, Fabio Estevam feste...@gmail.com wrote:
mx5: Add clock config interface
Add clock config interface support, so that we
can configure CPU or DDR clock in the later init
Signed-off-by: Jason Liu jason@linaro.org
Signed-off-by: Eric Miao
Hi Tero,
[snip]
u32 *const clk_modules_hw_auto_non_essential[] = {
- prcm-cm_mpu_m3_mpu_m3_clkctrl,
- prcm-cm_ivahd_ivahd_clkctrl,
- prcm-cm_ivahd_sl2_clkctrl,
- prcm-cm_dsp_dsp_clkctrl,
prcm-cm_l3_2_gpmc_clkctrl,
From: Bernie Thompson bhthomp...@chromium.org
Matrix keyboards require a key map to be set up, and must also deal with
key ghosting.
Create a keyboard matrix management implementation which can be leveraged
by various keyboard drivers. This includes code to read the keymap from
the FDT and
On 05/04/2012 03:58 AM, Brilliantov Kirill Vladimirovich wrote:
added Marvell 88E PHY support for Davinchi DM36x
tested on DM368ZCEF
Signed-off-by: Brilliantov Kirill Vladimirovich
brillian...@byterg.ru
OK, we really need the emac driver converted to phylib (which already
has this
Dear Prafulla,
After update project to U-Boot v2012.04.01 I
facehttp://lingvopro.abbyyonline.com/ru/Search/GlossaryItemExtraInfo?text=%d1%81%d1%82%d0%b0%d0%bb%d0%ba%d0%b8%d0%b2%d0%b0%d1%82%d1%8c%d1%81%d1%8ftranslation=facesrcLang=rudestLang=en
a
problem that no MAC address assigns on OpenRD
On Fri, 2012-05-04 at 08:59 -0700, Eric Nelson wrote:
Requires --strict option during invocation:
~/linux$ scripts/checkpatch --strict foo.patch
This tests for a bad habits of mine like this:
return 0 ;
Note that it does allow a special case of a bare semicolon
for empty
Hi Simon,
Le 04/05/2012 20:25, Simon Glass a écrit :
This macro is generally useful to make it available in common.
Signed-off-by: Simon Glasss...@chromium.org
---
Changes in v3:
- Add new patch to put abs() in common.h
Changes in v6:
- Update x86emu and omap4 to use the abs() macro
Dirk Eibach wrote:
Signed-off-by: Dirk Eibach eib...@gdsys.de
Cc: Timur Tabi ti...@freescale.com
---
Can you give me some instructions on how to test this? I'm working on
adding NAND boot support to the P1022, so I need to make sure I don't
conflict with your patch.
Changes in v2:
- add Cc
Override -march setting for tegra to -march=armv4t for cmd_nvedit.c
The recent change to use -march=armv7-a for armv7 caused a regression
on tegra because tegra starts boot on a arm7tdmi processor before
transferring control to the cortex-a9. While still executing on the
arm7tdmi there is a call
Remove some unused macros and remove all #undef macros.
The RTL8139 network adapter is not shipped with the board nor commonly
used, so don't define it by default. The E1000 is still defined.
Add 57,600 baud as an option. For some reason, this baud rate is missing
from many boards.
fdt_set_phy_handle() makes several FDT calls that could fail, so it should
not be hiding these errors.
Signed-off-by: Timur Tabi ti...@freescale.com
---
board/freescale/common/fman.c | 36 +++-
board/freescale/common/fman.h |2 +-
2 files changed, 20
Remove some unused default environment variables (memctl_intlv_ctl,
perf_mode, diuregs, dium, and diuerr), update 'tftpflash' variable,
and add videobootargs as a Linux command line variable (so that we can
easily pass video= to the kernel).
Signed-off-by: Timur Tabi ti...@freescale.com
---
Introduce board_start_saveenv() and board_finish_saveenv(), two weak
functions that are called before and after saving the environment. This
allows for board-specific functions that prepare the board for saving
the environment. This is useful if, for some reason, the non-volatile
storage is
addrmap_phys_to_virt() converts a physical address (phys_addr_t) to a
virtual address, so it should return a pointer instead of an unsigned long.
Its counterpart, addrmap_virt_to_phys(), takes a pointer, so now they're
orthogonal.
The only caller of addrmap_phys_to_virt() converts the return
On the P1022, the DIU video signals are muxed with the localbus, so when
the DIU is active, the localbus is unavailable. The saveenv command
now supports board-specific functions that allow the DIU/LBC mux to
be switched while saving the environment.
This is much more efficient than switching
On 4/24/2012 8:33 PM, Troy Kisky wrote:
Other then being very weird, this code was also wrong.
For example, say I set speed to 100K. I'll read back the speed
as 85937. But the speed is really 85937.5, so we I reset
the speed to 85937, I'll get 73660.7. After a couple of transactions
my speed is
58 matches
Mail list logo
