Hi Simon, Andy,
On Thu, Apr 2, 2020 at 1:55 AM Simon Glass wrote:
>
> Hi Andy,
>
> On Wed, 1 Apr 2020 at 11:39, Andy Shevchenko
> wrote:
> >
> > On Wed, Apr 01, 2020 at 10:56:26AM -0600, Simon Glass wrote:
> > > Hi Andy,
> > >
> > > On Wed, 1 Apr 2020 at 08:45, Andy Shevchenko
> > > wrote:
>
From: Srinath Mannam
Add support for stingray PAXB PHY controller driver.
This driver supports maximum 8 PAXB phys using pipemux data.
Signed-off-by: Srinath Mannam
Signed-off-by: Rayagonda Kokatanur
---
drivers/phy/Kconfig | 7 ++
drivers/phy/Makefile | 1 +
> On 4/2/20 4:34 AM, Simon Glass wrote:
> > Hi,
> >
> > On Tue, 31 Mar 2020 at 20:33, Ang, Chee Hong
> wrote:
> >>
> >>> Hi Marek,
> >>>
> >>> On Wed, 11 Mar 2020 at 05:55, Marek Vasut wrote:
>
> On 3/11/20 12:50 PM, Simon Glass wrote:
> > Hi,
>
> Hi,
>
> > On
On 4/2/20 4:34 AM, Simon Glass wrote:
> Hi,
>
> On Tue, 31 Mar 2020 at 20:33, Ang, Chee Hong wrote:
>>
>>> Hi Marek,
>>>
>>> On Wed, 11 Mar 2020 at 05:55, Marek Vasut wrote:
On 3/11/20 12:50 PM, Simon Glass wrote:
> Hi,
Hi,
> On Mon, 9 Mar 2020 at 02:22, wrote:
Hi,
On Tue, 31 Mar 2020 at 20:33, Ang, Chee Hong wrote:
>
> > Hi Marek,
> >
> > On Wed, 11 Mar 2020 at 05:55, Marek Vasut wrote:
> > >
> > > On 3/11/20 12:50 PM, Simon Glass wrote:
> > > > Hi,
> > >
> > > Hi,
> > >
> > > > On Mon, 9 Mar 2020 at 02:22, wrote:
> > > >>
> > > >> From: Chee Hong
Hi,
On Tue, 31 Mar 2020 at 07:16, Laurentiu Tudor wrote:
>
> fdtdec_set_carveout() is limited to only one phandle. Fix this
> limitation by adding support for multiple phandles.
>
> Signed-off-by: Laurentiu Tudor
> ---
> lib/fdtdec.c | 36 ++--
> 1 file changed,
On 3/27/20 7:30 AM, tomcwarren3...@gmail.com wrote:
> From: Tom Warren
>
> According to the HW team, for some reason the normal clock select code
> picks what appears to be a perfectly valid 375KHz SD card clock, based
> on the CAR clock source and SDMMC1 controller register settings (CAR =
>
Hi Tom,
On 3/27/20 7:30 AM, tomcwarren3...@gmail.com wrote:
> From: Tom Warren
>
> As per the T210 TRM, when running at 3.3v, the SDMMC1 tap/trim and
> autocal values need to be set to condition the signals correctly before
> talking to the SD-card. This is the same as what's being done in
Hi Mark,
On Wed, Apr 01, 2020 at 07:56:31PM +0200, Mark Kettenis wrote:
> > Date: Wed, 1 Apr 2020 09:31:03 +0900
> > From: AKASHI Takahiro
> >
> > On Tue, Mar 31, 2020 at 10:20:17AM +0200, Mark Kettenis wrote:
> > > > Date: Tue, 31 Mar 2020 16:44:34 +0900
> > > > From: AKASHI Takahiro
> > > >
Hi Igor,
I’m sorry, now I don’t do the jobs about USB any more. Maybe Peng know who can
help you.
Best regards
Sherry Sun
From: Igor Opaniuk
Sent: 2020年4月2日 5:35
To: Sherry Sun
Cc: u-boot ; Fabio Estevam ; Peng Fan
; thar...@gateworks.com
Subject: Re: iMX8MM USB support?
+ Sherry, as he
On Wed, Apr 01, 2020 at 09:03:53AM -0600, Simon Glass wrote:
> Hi Tom,
>
> I ran a check yesterday but have started a new one after rebasing today:
>
> https://gitlab.denx.de/u-boot/custodians/u-boot-dm/pipelines/2598
>
>
> The following changes since commit
Upstream linux DT naming doesn't align with the U-Boot DT, which may
not always be the case so this allows using BOOTENV_EFI_SET_FDTFILE_FALLBACK
where it might be appropriate for some boards.
Signed-off-by: Peter Robinson
---
This is a bit of a hack for the Jetson TX2 because the U-Boot config
For booting via UEFI we need to define the fdtfile option so
bootefi has the option to load a fdtfile from disk. For arm64
the kernel dtb is located in a vendor directory so we define
that as nvidia for that architecture.
Signed-off-by: Peter Robinson
---
Without this the aarch64 tegra devices
On 4/1/20 4:57 PM, Tom Warren wrote:
> Peter Robinson wrote at Wednesday, April 1, 2020 3:31 PM:
>> diff --git a/configs/p3450-_defconfig b/configs/p3450-_defconfig
> Should it also have the following that was added for the other
> tegra210 Jetson that you sent through with one of hte
-Original Message-
From: Peter Robinson
Sent: Wednesday, April 1, 2020 3:31 PM
To: tomcwarren3...@gmail.com
Cc: u-boot@lists.denx.de; Stephen Warren ; Thierry Reding
; Jonathan Hunter ; Tom Warren
Subject: Re: [PATCH] ARM: tegra: Add NVIDIA Jetson Nano Developer Kit support
External
On Wed, Mar 25, 2020 at 6:22 PM wrote:
>
> From: Tom Warren
>
> The Jetson Nano Developer Kit is a Tegra X1-based development board. It
> is similar to Jetson TX1 but it is not pin compatible. It features 4GB
> of LPDDR4, a SPI NOR flash for early boot firmware and an SD card slot
> used for
On Wed, 2020-04-01 at 18:09 +0800, Chen-Yu Tsai wrote:
> On Tue, Mar 31, 2020 at 8:37 PM Jagan Teki wrote:
> >
> >
> > On Tue, Mar 31, 2020 at 5:16 PM Chen-Yu Tsai wrote:
> > >
> > >
> > > On Tue, Mar 31, 2020 at 6:57 PM Jagan Teki
> > > wrote:
> > > >
> > > >
> > > > On Mon, Mar 30,
Hi Marek and Patrick
> From: Marek Vasut
> Sent: mercredi 1 avril 2020 13:09
>
> On 4/1/20 12:24 PM, Patrick DELAUNAY wrote:
> > Hi Gerald and Manivannan,
>
> Hi,
>
> >> From: Marek Vasut
> >> Sent: mardi 31 mars 2020 19:52
> >>
> >> The PLL4 is supplying SDMMC12, SDMMC3 and SPDIF with 120
On Wed, Apr 01, 2020 at 10:35:23PM +0200, Tom Warren wrote:
> -Original Message-
> From: Thierry Reding
> Sent: Wednesday, April 1, 2020 8:20 AM
> To: Tom Warren
> Cc: Peter Robinson ; tomcwarren3...@gmail.com;
> u-boot@lists.denx.de; Stephen Warren ; Jonathan Hunter
> ; Vishruth Jain
> Add a driver for the rng device found on rockchip platforms.
> Support rng module of crypto v1 and crypto v2.
>
> Signed-off-by: Lin Jinhan
Tested-by: Peter Robinson
Tested with UEFI RNG providing a seed for KASLR.
> ---
> drivers/rng/Kconfig| 8 ++
> drivers/rng/Makefile |
On Tue, Mar 31, 2020 at 12:35 PM Lin Jinhan wrote:
>
> Add rng node in rk3399-u-boot.dtsi and enable it in
> rk3399-evb-u-boot.dtsi.
>
> Signed-off-by: Lin Jinhan
Tested-by: Peter Robinson
Tested with UEFI RNG providing a seed for KASLR.
> ---
> arch/arm/dts/rk3399-evb-u-boot.dtsi | 5 +
On 4/1/20 6:49 PM, Gerald BAEZA wrote:
> Hi Marek and Patrick
Hi,
>> From: Marek Vasut
>> Sent: mercredi 1 avril 2020 13:09
>>
>> On 4/1/20 12:24 PM, Patrick DELAUNAY wrote:
>>> Hi Gerald and Manivannan,
>>
>> Hi,
>>
From: Marek Vasut
Sent: mardi 31 mars 2020 19:52
The PLL4
+ Sherry, as he was working on iMX8* USB support
On Wed, Apr 1, 2020, 20:55 Tim Harvey wrote:
> Peng,
>
> It looks like IMX8MM USB support hasn't made it upstream yet. Is this
> something your working on?
>
> I'm interested in booting an IMX8MM via SDP.
>
> Best Regards,
>
> Tim
>
On 4/1/20 10:47 PM, Nicolas Saenz Julienne wrote:
> On Wed, 2020-04-01 at 22:14 +0200, Marek Vasut wrote:
>> On 4/1/20 10:13 PM, Nicolas Saenz Julienne wrote:
>>> On Wed, 2020-04-01 at 20:50 +0200, Marek Vasut wrote:
On 4/1/20 7:30 PM, Nicolas Saenz Julienne wrote:
> Hi All,
Hi,
On Wed, 2020-04-01 at 22:14 +0200, Marek Vasut wrote:
> On 4/1/20 10:13 PM, Nicolas Saenz Julienne wrote:
> > On Wed, 2020-04-01 at 20:50 +0200, Marek Vasut wrote:
> > > On 4/1/20 7:30 PM, Nicolas Saenz Julienne wrote:
> > > > Hi All,
> > >
> > > Hi,
> > >
> > > > I'm working on enabling the
-Original Message-
From: Thierry Reding
Sent: Wednesday, April 1, 2020 8:20 AM
To: Tom Warren
Cc: Peter Robinson ; tomcwarren3...@gmail.com;
u-boot@lists.denx.de; Stephen Warren ; Jonathan Hunter
; Vishruth Jain
Subject: Re: [PATCH 3/3] ARM: tegra: p2371-2180: add I2C nodes to DT
On
On 4/1/20 10:13 PM, Nicolas Saenz Julienne wrote:
> On Wed, 2020-04-01 at 20:50 +0200, Marek Vasut wrote:
>> On 4/1/20 7:30 PM, Nicolas Saenz Julienne wrote:
>>> Hi All,
>>
>> Hi,
>>
>>> I'm working on enabling the VIA805 XCHI controller found on the new
>>> Raspberry
>>> Pi 4. The controller sits
On Wed, 2020-04-01 at 20:50 +0200, Marek Vasut wrote:
> On 4/1/20 7:30 PM, Nicolas Saenz Julienne wrote:
> > Hi All,
>
> Hi,
>
> > I'm working on enabling the VIA805 XCHI controller found on the new
> > Raspberry
> > Pi 4. The controller sits behind a PCIe bus, which I've already
> >
Do you think it would make sense to add indexed access also for the s32, u32u
and u64 types or at least some of those ?
Thanks and regards
Dario Binacchi
> Il 31 marzo 2020 alle 1.57 Simon Glass ha scritto:
>
>
> On Sun, 29 Mar 2020 at 10:05, Dario Binacchi wrote:
> >
> > The patch adds
> Il 31 marzo 2020 alle 1.57 Simon Glass ha scritto:
>
>
> On Sun, 29 Mar 2020 at 10:05, Dario Binacchi wrote:
> >
> > Now reading a 32 bit value from a device-tree property can be expressed
> > as reading the first element of an array with a single value.
> >
> > Signed-off-by: Dario
On 4/1/20 7:30 PM, Nicolas Saenz Julienne wrote:
> Hi All,
Hi,
> I'm working on enabling the VIA805 XCHI controller found on the new Raspberry
> Pi 4. The controller sits behind a PCIe bus, which I've already implemented[1]
> and will submit once the XCHI issues are resolved, as it's worthless
On Wed, Apr 01, 2020 at 12:43:44PM +, Patrick DELAUNAY wrote:
> Hi Tom,
>
> Please pull the latest STM32 master bugfix for v2020.04 =
> u-boot-stm32-20200401
>
> With the following changes:
> - Fix device tree of Avenger96 board from Arrow Electronics and
> From: Michal Simek
> Date: Wed, 1 Apr 2020 11:23:13 +0200
>
> Hi Rob and others,
>
> for couple of years already u-boot is using config node in root DT for
> u-boot configuration.
>
> Here is one example in u-boot source code.
>
> Date: Wed, 1 Apr 2020 09:31:03 +0900
> From: AKASHI Takahiro
>
> On Tue, Mar 31, 2020 at 10:20:17AM +0200, Mark Kettenis wrote:
> > > Date: Tue, 31 Mar 2020 16:44:34 +0900
> > > From: AKASHI Takahiro
> > >
> > > On Tue, Mar 31, 2020 at 08:44:02AM +0200, Heinrich Schuchardt wrote:
> > > > On
Peng,
It looks like IMX8MM USB support hasn't made it upstream yet. Is this
something your working on?
I'm interested in booting an IMX8MM via SDP.
Best Regards,
Tim
Hi Andy,
On Wed, 1 Apr 2020 at 11:39, Andy Shevchenko wrote:
>
> On Wed, Apr 01, 2020 at 10:56:26AM -0600, Simon Glass wrote:
> > Hi Andy,
> >
> > On Wed, 1 Apr 2020 at 08:45, Andy Shevchenko
> > wrote:
> > >
> > > On Wed, Apr 1, 2020 at 5:32 PM Bin Meng wrote:
> > > > On Wed, Apr 1, 2020 at
Hi,
On Wed, Apr 01, 2020 at 04:49:45PM +, Gerald BAEZA wrote:
> Hi Marek and Patrick
>
> > From: Marek Vasut
> > Sent: mercredi 1 avril 2020 13:09
> >
> > On 4/1/20 12:24 PM, Patrick DELAUNAY wrote:
> > > Hi Gerald and Manivannan,
> >
> > Hi,
> >
> > >> From: Marek Vasut
> > >> Sent:
On Wed, Apr 01, 2020 at 10:56:26AM -0600, Simon Glass wrote:
> Hi Andy,
>
> On Wed, 1 Apr 2020 at 08:45, Andy Shevchenko
> wrote:
> >
> > On Wed, Apr 1, 2020 at 5:32 PM Bin Meng wrote:
> > > On Wed, Apr 1, 2020 at 9:58 PM Andy Shevchenko
> > > wrote:
> > > >
> > > > The commit breaks serial
Hi All,
I'm working on enabling the VIA805 XCHI controller found on the new Raspberry
Pi 4. The controller sits behind a PCIe bus, which I've already implemented[1]
and will submit once the XCHI issues are resolved, as it's worthless otherwise.
The XHCI initialization gets stuck after issuing the
Hi Andy,
On Wed, 1 Apr 2020 at 08:45, Andy Shevchenko wrote:
>
> On Wed, Apr 1, 2020 at 5:32 PM Bin Meng wrote:
> > On Wed, Apr 1, 2020 at 9:58 PM Andy Shevchenko
> > wrote:
> > >
> > > The commit breaks serial console on the Intel Edison.
> > >
> > > This reverts commit
On 4/1/20 3:47 PM, Tom Rini wrote:
> On Wed, Apr 01, 2020 at 12:43:44PM +, Patrick DELAUNAY wrote:
>> Hi Tom,
>>
>> Please pull the latest STM32 master bugfix for v2020.04 =
>> u-boot-stm32-20200401
>>
>> With the following changes:
>> -
On Wed, Apr 01, 2020 at 02:03:09AM +0200, Tom Warren wrote:
> -Original Message-
> From: Peter Robinson
> Sent: Tuesday, March 31, 2020 3:54 AM
> To: tomcwarren3...@gmail.com
> Cc: u-boot@lists.denx.de; Stephen Warren ; Thierry Reding
> ; Jonathan Hunter ; Tom Warren
> ; Vishruth Jain
Enable these standard U-Boot commands for image manipulation and for
starting the default boot command using 'boot' command in U-Boot shell.
Signed-off-by: Marek Vasut
Cc: Patrick Delaunay
Cc: Patrice Chotard
---
configs/stm32mp15_dhcom_basic_defconfig | 3 ---
1 file changed, 3 deletions(-)
Hi Tom,
I ran a check yesterday but have started a new one after rebasing today:
https://gitlab.denx.de/u-boot/custodians/u-boot-dm/pipelines/2598
The following changes since commit 7dbafe06348ebf28044ef9769bf24866a3deedea:
Merge tag 'arc-last-minute-fixes-for-2020.04' of
On Wed, Apr 1, 2020 at 5:32 PM Bin Meng wrote:
> On Wed, Apr 1, 2020 at 9:58 PM Andy Shevchenko
> wrote:
> >
> > The commit breaks serial console on the Intel Edison.
> >
> > This reverts commit 720f9e1fdb0c92d3fd16e1bfc25bcbd35612675c.
> >
> > Signed-off-by: Andy Shevchenko
> > ---
> >
Commit cf8dcc5d02c3 ("common: spl_fit: Default to IH_OS_U_BOOT if
FIT_IMAGE_TINY enabled") is not correct, it will append fdt to each loadable
image. Actually when using TINY FIT, the first loadable image is thought as
u-boot and already have fdt appended.
Signed-off-by: Ye Li
Tested-by: Fabio
Hi Andy,
On Wed, Apr 1, 2020 at 9:58 PM Andy Shevchenko
wrote:
>
> The commit breaks serial console on the Intel Edison.
>
> This reverts commit 720f9e1fdb0c92d3fd16e1bfc25bcbd35612675c.
>
> Signed-off-by: Andy Shevchenko
> ---
> drivers/serial/ns16550.c | 40
This reverts commit 82de42fa1468
("dm: core: Allocate parent data separate from probing parent")
as a being a culprit for Apollo Lake breakage.
Suggested-by: Wolfgang Wallner
Signed-off-by: Andy Shevchenko
---
drivers/core/device.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
The commit breaks serial console on the Intel Edison.
This reverts commit 720f9e1fdb0c92d3fd16e1bfc25bcbd35612675c.
Signed-off-by: Andy Shevchenko
---
drivers/serial/ns16550.c | 40
1 file changed, 12 insertions(+), 28 deletions(-)
diff --git
On Wed, Apr 1, 2020 at 3:45 PM Wolfgang Wallner
wrote:
> > On Wed, Apr 1, 2020 at 2:54 PM Andy Shevchenko
> > wrote:
> > >
> > > On Tue, Mar 31, 2020 at 2:31 AM Tom Rini wrote:
> > > >
> > > > Hey all,
> > > >
> > > > So, I've gotten out of the habit of tagging rcs on cycle. This month I
> > >
On 4/1/20 3:52 PM, Patrick DELAUNAY wrote:
> Hi,
>
>> From: Marek Vasut
>> Sent: mercredi 1 avril 2020 14:53
>> To: Patrice CHOTARD ; Patrick DELAUNAY
>> ; u-boot@lists.denx.de; Pascal PAILLET-LME
>>
>> Cc: Manivannan Sadhasivam ; Alexandre
>> TORGUE
>> Subject: Re: [PATCH V3 12/14] ARM: dts:
Hi,
> From: Marek Vasut
> Sent: mercredi 1 avril 2020 14:53
> To: Patrice CHOTARD ; Patrick DELAUNAY
> ; u-boot@lists.denx.de; Pascal PAILLET-LME
>
> Cc: Manivannan Sadhasivam ; Alexandre
> TORGUE
> Subject: Re: [PATCH V3 12/14] ARM: dts: stm32: Repair PMIC configuration on
> AV96
>
On Wed, Apr 01, 2020 at 12:43:44PM +, Patrick DELAUNAY wrote:
> Hi Tom,
>
> Please pull the latest STM32 master bugfix for v2020.04 =
> u-boot-stm32-20200401
>
> With the following changes:
> - Fix device tree of Avenger96 board from Arrow Electronics and
Hi Marek,
> From: Marek Vasut
> Sent: jeudi 26 mars 2020 16:57
>
> Define FMC2 base address, for use in board files, until there is an actual
> FMC2
> bus driver.
>
> Signed-off-by: Marek Vasut
> Cc: Patrick Delaunay
> Cc: Patrice Chotard
> ---
> arch/arm/mach-stm32mp/include/mach/stm32.h
On Mon, Mar 30, 2020 at 11:32:39AM +0200, Marek Vasut wrote:
> A couple of fixed/cleans, this is for next:
>
> The following changes since commit 350c44dfb99017e9147ee07d37a40626bde62250:
>
> Merge branch '2020-03-27-master-imports' (2020-03-27 17:54:38 -0400)
>
> are available in the Git
On 4/1/20 2:43 PM, Patrick DELAUNAY wrote:
> Hi Tom,
Hi,
> Please pull the latest STM32 master bugfix for v2020.04 =
> u-boot-stm32-20200401
>
> With the following changes:
> - Fix device tree of Avenger96 board from Arrow Electronics and add
On Wed, Apr 1, 2020 at 3:45 PM Wolfgang Wallner
wrote:
> > On Wed, Apr 1, 2020 at 2:54 PM Andy Shevchenko
> > wrote:
> > > On Tue, Mar 31, 2020 at 2:31 AM Tom Rini wrote:
...
> > > It becomes a tradition. Intel Edison is broken again (now serial driver).
> > > This is show stopper.
> > >
> >
Hi Marek,
> From: Marek Vasut
> Sent: jeudi 26 mars 2020 16:58
>
> Add DT entries, Kconfig entries and board-specific entries to configure
> FMC2 bus and make KS8851-16MLL on that bus accessible to U-Boot.
>
> Signed-off-by: Marek Vasut
> Cc: Patrick Delaunay
> Cc: Patrice Chotard
> ---
>
On 4/1/20 12:02 PM, Patrick DELAUNAY wrote:
> Hi,
Hi,
>> From: Marek Vasut
>> Sent: mardi 31 mars 2020 19:52
>>
>> The board has an EEPROM on the same I2C bus as PMIC, at address 0x53.
>> The EEPROM contains the board MAC address.
>>
>> Reviewed-by: Patrice Chotard
>> Reviewed-by: Patrick
On 4/1/20 2:45 PM, Patrice CHOTARD wrote:
>
> On 4/1/20 1:06 PM, Marek Vasut wrote:
>> On 4/1/20 9:34 AM, Patrick DELAUNAY wrote:
>>> Hi Marek and Pascal,
>> Hi,
>>
>> [...]
>>
@@ -167,7 +178,7 @@
vddcore: buck1 {
regulator-name =
On 4/1/20 1:06 PM, Marek Vasut wrote:
> On 4/1/20 9:34 AM, Patrick DELAUNAY wrote:
>> Hi Marek and Pascal,
> Hi,
>
> [...]
>
>>> @@ -167,7 +178,7 @@
>>>
>>> vddcore: buck1 {
>>> regulator-name = "vddcore";
>>> -
Hi Andy,
> On Wed, Apr 1, 2020 at 2:54 PM Andy Shevchenko
> wrote:
> >
> > On Tue, Mar 31, 2020 at 2:31 AM Tom Rini wrote:
> > >
> > > Hey all,
> > >
> > > So, I've gotten out of the habit of tagging rcs on cycle. This month I
> > > have been taking in changes sparingly and I'm not concerned
Hi Tom,
Please pull the latest STM32 master bugfix for v2020.04 = u-boot-stm32-20200401
With the following changes:
- Fix device tree of Avenger96 board from Arrow Electronics and add
compatibility with stm32mp15_dhcom_basic_defconfig
CI status: Failed for vexpress_ca9x4 test.py
https
From: Bharat Kumar Reddy Gooty
Get the watchdog platform clock from the DTS file
and use the same for calculating ticks in msec.
Signed-off-by: Bharat Kumar Reddy Gooty
Signed-off-by: Rayagonda Kokatanur
---
Changes from v1:
-Address review comments from Stefan Roese,
Remove default
On Tue, Mar 31, 2020 at 12:44 PM Stefan Roese wrote:
>
> On 31.03.20 08:08, Rayagonda Kokatanur wrote:
> > From: Bharat Kumar Reddy Gooty
> >
> > Get the watchdog default timeout value and clock from the DTS file
>
> The default timeout is already read from the DT. Please see below...
Thank
The commit breaks serial console on the Intel Edison.
This reverts commit 720f9e1fdb0c92d3fd16e1bfc25bcbd35612675c.
Signed-off-by: Andy Shevchenko
---
drivers/serial/ns16550.c | 40
1 file changed, 12 insertions(+), 28 deletions(-)
diff --git
The commit breaks serial console on the Intel Edison.
This reverts commit 720f9e1fdb0c92d3fd16e1bfc25bcbd35612675c.
Signed-off-by: Andy Shevchenko
---
drivers/serial/ns16550.c | 40
1 file changed, 12 insertions(+), 28 deletions(-)
diff --git
On Wed, Apr 1, 2020 at 2:54 PM Andy Shevchenko
wrote:
>
> On Tue, Mar 31, 2020 at 2:31 AM Tom Rini wrote:
> >
> > Hey all,
> >
> > So, I've gotten out of the habit of tagging rcs on cycle. This month I
> > have been taking in changes sparingly and I'm not concerned that things
> > have gone in
On Tue, Mar 31, 2020 at 2:31 AM Tom Rini wrote:
>
> Hey all,
>
> So, I've gotten out of the habit of tagging rcs on cycle. This month I
> have been taking in changes sparingly and I'm not concerned that things
> have gone in that wouldn't have, if I had tagged -rc4/rc5 on schedule.
>
> Things
Hi Patrick,
On Tue, 31 Mar 2020 18:04:25 +0200
Patrick Delaunay patrick.delau...@st.com wrote:
...
> @@ -648,8 +652,10 @@ int board_init(void)
>
> sysconf_init();
>
> - if (CONFIG_IS_ENABLED(CONFIG_LED))
> + if (CONFIG_IS_ENABLED(CONFIG_LED)) {
>
Dear Patrick Delaunay,
In message
<20200331180330.11.Ic051e25812481db408f2431c7962da1db1f198fb@changeid> you
wrote:
> This patch avoids crash in strcmp when the boot_device is not
> present in environment (this case should be never occur)
>
> Signed-off-by: Patrick Delaunay
> ---
>
>
Dear Patrick Delaunay,
In message
<20200331180330.9.I5d296f8fd82b60a592b51029e7e420672d0e855b@changeid> you wrote:
> Software workaround for I2C issue on EV1 board,
> configure the IRQ line for touchscreen before LCD reset
> to fix the used I2C address.
...
> + ret =
Dear Patrick Delaunay,
In message
<20200331180330.8.I15cb0a6245fb4cd5d23371683c2697f794adf306@changeid> you wrote:
> Force boot-led ON and no more rely on default-state.
> This patch avoid device-tree modification for U-Boot.
...
> +#ifdef CONFIG_LED
> struct udevice *dev;
> int
Dear Patrick Delaunay,
In message
<20200331180330.6.I41a641a07fd12da45b392920fc3407e608926396@changeid> you wrote:
> Update board_init_f and try to display error message
> when console is available.
>
> This patch adds trace to debug a spl boot issue when DEBUG
> and DEBUG_UART is not activated,
Dear Patrick Delaunay,
In message <20200331160456.26254-1-patrick.delau...@st.com> you wrote:
> Imply CONFIG_VERSION_VARIABLE for stm32mp1 target
> and test U-Boot version ($env_ver) when the environment was
> saved for the last time and to display warning trace.
What is env_ver? Are you by
Dear Patrick Delaunay,
In message
<20200331180330.5.I7a042a9ffbb5c2668034eddf5ace91271bb53c5f@changeid> you wrote:
> Add the bsec driver in SPL, as it is needed by SOC part number detection.
>
> Signed-off-by: Patrick Delaunay
> ---
>
> arch/arm/dts/stm32mp15-u-boot.dtsi | 2 +-
>
Dear Patrick,
In message
<20200331180330.3.I8f6df6d28ce5b4b601ced711af3699d95e1576fb@changeid> you wrote:
> Serial number is first checked and, in case of mismatch, all
> environment variables are reset to their default value.
>
> This patch allows to detect that environment is saved in a
On 4/1/20 12:24 PM, Patrick DELAUNAY wrote:
> Hi Gerald and Manivannan,
Hi,
>> From: Marek Vasut
>> Sent: mardi 31 mars 2020 19:52
>>
>> The PLL4 is supplying SDMMC12, SDMMC3 and SPDIF with 120 MHz and
>> FDCAN with 96 MHz. This isn't good for the SDMMC interfaces, which can not
>> easily
On 4/1/20 9:34 AM, Patrick DELAUNAY wrote:
> Hi Marek and Pascal,
Hi,
[...]
>> @@ -167,7 +178,7 @@
>>
>> vddcore: buck1 {
>> regulator-name = "vddcore";
>> -regulator-min-microvolt = <120>;
>> +
On 4/1/20 10:37 AM, Patrick DELAUNAY wrote:
> Hi,
[...]
>>> When this file will be removed ? why kept this file.
>>> I propose to completely remove this file (no device tree for same
>>> board)
>>
>> Backward compatibility, I'd keep it in for a release or two.
>> But if removing it is fine,
On 4/1/20 11:15 AM, Patrick DELAUNAY wrote:
> Hi Marek,
Hi,
>> From: Marek Vasut
>> Sent: mardi 31 mars 2020 18:59
>>
>> On 3/31/20 5:22 PM, Patrick DELAUNAY wrote:
>>> Hi Marek,
>>
>> Hi,
>>
From: Marek Vasut
Sent: mardi 31 mars 2020 02:49
This series fixes the Avenger96
On 4/1/20 10:57 AM, Patrick DELAUNAY wrote:
> Hi,
Hi,
>> From: Marek Vasut
>> Sent: mardi 31 mars 2020 19:07
>>
>> On 3/31/20 4:06 PM, Patrick DELAUNAY wrote:
>>> Hi Marek,
>>>
From: Marek Vasut
Sent: mardi 31 mars 2020 02:49
Add PHY reset GPIO on AV96 ethernet PHY.
Hi Gerald and Manivannan,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> The PLL4 is supplying SDMMC12, SDMMC3 and SPDIF with 120 MHz and
> FDCAN with 96 MHz. This isn't good for the SDMMC interfaces, which can not
> easily divide the clock down to e.g. 50 MHz for high speed SD and
Hello Tom,
the buffer has to hold 8 hex digits and a trailing \0, therefore 9
bytes should be enough. The problem was, that snprintf was told sn
were only 8 characters long, making snprintf to only write 7 digits
followed by the trailing \0.
Jan-Christoph
Am Fr., 20. März 2020 um 18:31 Uhr
Enable EFI_RNG_PROTOCOL by default if DM_RNG is set.
Signed-off-by: Peter Robinson
---
I think it makes sense to enable EFI_RNG_PROTOCOL by default if a config
has enabled both DM_RNG and UEFI.
lib/efi_loader/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/lib/efi_loader/Kconfig
On Tue, Mar 31, 2020 at 8:37 PM Jagan Teki wrote:
>
> On Tue, Mar 31, 2020 at 5:16 PM Chen-Yu Tsai wrote:
> >
> > On Tue, Mar 31, 2020 at 6:57 PM Jagan Teki
> > wrote:
> > >
> > > On Mon, Mar 30, 2020 at 11:54 PM Chen-Yu Tsai wrote:
> > > >
> > > > On Tue, Mar 31, 2020 at 1:44 AM Jagan Teki
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> The core and vdd PMIC buck regulators were misconfigured, which caused
> instability of the board and malfunction of high-speed interfaces, like the
> RGMII.
> Configure the PMIC correctly to repair these problems. Also, model the
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> Add PHY reset GPIO on AV96 ethernet PHY.
>
> Signed-off-by: Marek Vasut
> Cc: Manivannan Sadhasivam
> Cc: Patrick Delaunay
> Cc: Patrice Chotard
> ---
Applied to u-boot-stm/master, thanks!
Regards
Patrick
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> The AV96 RGMII uses different pinmux for ETH_RGMII_TXD0,
> ETH_RGMII_RXD2 and ETH_RGMII_TX_CTL. Use the correct pinmux to make
> ethernet operational.
>
> Reviewed-by: Patrice Chotard
> Reviewed-by: Patrick Delaunay
>
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> Add another mux option for DWMAC RGMII, this is used on AV96 board.
>
> Reviewed-by: Patrice Chotard
> Reviewed-by: Patrick Delaunay
> Signed-off-by: Marek Vasut
> Cc: Manivannan Sadhasivam
> Cc: Patrick Delaunay
> Cc: Patrice
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:52
>
> The board has an EEPROM on the same I2C bus as PMIC, at address 0x53.
> The EEPROM contains the board MAC address.
>
> Reviewed-by: Patrice Chotard
> Reviewed-by: Patrick Delaunay
> Signed-off-by: Marek Vasut
> Cc: Manivannan
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> Use DT /aliases node to establish a stable phandle to the configuration
> EEPROM.
> This permits the configuration EEPROM to be moved e.g. to a different address
> or
> a different bus. Adjust the board code to handle new phandle
Hi,
> -Original Message-
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
> To: u-boot@lists.denx.de
> Cc: Marek Vasut ; Manivannan Sadhasivam
> ; Patrick DELAUNAY
> ; Patrice CHOTARD
> Subject: [PATCH V3 06/14] ARM: dts: stm32: Add QSPI NOR on AV96
> Importance: High
>
> The DH
Hi Marek,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> The eMMC uses different pinmux for the top four data lines, use such a pinmux,
> otherwise it takes a very long time until the test for 8bit operation times
> out. And
> this is the correct pinmux per schematic too.
>
>
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> Add another mux option for SDMMC2 pins 4..7, this is used on AV96 board.
>
> Reviewed-by: Patrice Chotard
> Reviewed-by: Patrick Delaunay
> Signed-off-by: Marek Vasut
> Cc: Manivannan Sadhasivam
> Cc: Patrick Delaunay
> Cc:
Hi Marek,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> The SD uses different pinmux for the D123DIRline, use such a pinmux, otherwise
> there is a pinmux collision on the AV96. Add missing SD voltage regulator
> switch
> and enable SDR104 operation.
>
> Reviewed-by: Patrice
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> Add another mux option for SDMMC1 direction pins, in particular
> SDMMC1_D123DIR, this is used on AV96 board.
>
> Reviewed-by: Patrice Chotard
> Reviewed-by: Patrick Delaunay
> Signed-off-by: Marek Vasut
> Cc: Manivannan
Hi,
> From: Marek Vasut
> Sent: mardi 31 mars 2020 19:51
>
> The sdmmc1_dir_pins_a: sdmmc1-dir-0 layout changed in commit 35a54d41d9d4
> ("ARM: dts: stm32mp1: sync device tree with v5.2-rc4") such that pins{};
> became
> pins1{};pins2{};, however the SPL extras were not updated to reflect that
Hi Marek/Simon,
Can you please help review and comment on this patchsets ?
> Any comment on this v5 patchsets ?
>
> > From: "Ang, Chee Hong"
> >
> > v5 changes:
> > This is another revision without the System Manager driver to handle
> > the secure/non-secure access. DW MAC and MMC drivers will
Hi Rob and others,
for couple of years already u-boot is using config node in root DT for
u-boot configuration.
Here is one example in u-boot source code.
https://gitlab.denx.de/u-boot/u-boot/-/blob/master/arch/arm/dts/exynos5250-spring.dts#L47
And here is dt binding description
1 - 100 of 146 matches
Mail list logo