Hi Bin
Bin Meng 於 2018年12月11日 週二 下午3:17寫道：
>
> Hi Rick,
>
> On Tue, Dec 11, 2018 at 3:06 PM Rick Chen wrote:
> >
> > > > Subject: [PATCH v2 06/20] riscv: ax25: Hide the ax25-specific Kconfig
> > > > option
> > > >
> >
> > Subject: [PATCH v2 06/20] riscv: ax25: Hide the ax25-specific Kconfig option
> >
> > There is no need to expose RISCV_NDS to the Kconfig menu as it is an
> > ax25-specific option.
> >
Hi Bin
Can you explain why there is no need to expose RISCV_NDS here ?
Rick
> > Signed-off-by: Bin Meng
>
)
Anup Patel (3):
riscv: Add kconfig option to run U-Boot in S-mode
riscv: qemu: Use different SYS_TEXT_BASE for S-mode
riscv: Add S-mode defconfigs for QEMU virt machine
Rick Chen (1):
riscv: ax25-ae350: Pass
Bin Meng 於 2018年12月4日 週二 下午5:36寫道：
>
> Hi Anup,
>
> On Tue, Dec 4, 2018 at 4:37 PM Anup Patel wrote:
> >
> > On Tue, Dec 4, 2018 at 1:44 PM Bin Meng wrote:
> > >
> > > Hi Rick,
> > >
> > > On Tue, Dec 4, 2018 at 3:12 PM Rick
> > From: Anup Patel [mailto:a...@brainfault.org]
> > Sent: Monday, December 03, 2018 6:30 PM
> > To: Bin Meng
> > Cc: Rick Jian-Zhi Chen(陳建志); Lukas Auer; Alexander Graf; Palmer Dabbelt;
> > Atish Patra; Christoph Hellwig; U-Boot Mailing List
> > Subject: Re: [PATCH v7 4/4] RISC-V: Add S-mode
Bin Meng 於 2018年11月30日 週五 下午3:26寫道：
>
> Hi Rick,
>
> On Fri, Nov 30, 2018 at 3:15 PM Rick Chen wrote:
> >
> > Bin Meng 於 2018年11月30日 週五 下午2:57寫道：
> > >
> > > Hi Rick,
> > >
> > > On Fri, Nov 30, 2018 at 2:41 PM Rick Chen
Bin Meng 於 2018年11月30日 週五 下午2:57寫道：
>
> Hi Rick,
>
> On Fri, Nov 30, 2018 at 2:41 PM Rick Chen wrote:
> >
> > Bin Meng 於 2018年11月30日 週五 下午2:21寫道：
> > >
> > > Hi Rick,
> > >
> > > On Fri, Nov 30, 2018 at 2:05 PM Rick Chen
Anup Patel 於 2018年11月27日 週二 下午8:38寫道：
>
> On Tue, Nov 27, 2018 at 4:17 PM Alexander Graf wrote:
> >
> >
> >
> > On 27.11.18 07:52, Anup Patel wrote:
> > > On Tue, Nov 27, 2018 at 12:09 PM Rick Chen wrote:
> > >>
> > >>>
Bin Meng 於 2018年11月30日 週五 下午2:21寫道：
>
> Hi Rick,
>
> On Fri, Nov 30, 2018 at 2:05 PM Rick Chen wrote:
> >
> > Bin Meng 於 2018年11月30日 週五 上午9:48寫道：
> > >
> > > Hi Rick,
> > >
> > > On Thu, Nov 29, 2018 at 6:41 PM Rick Chen
Bin Meng 於 2018年11月30日 週五 上午9:48寫道：
>
> Hi Rick,
>
> On Thu, Nov 29, 2018 at 6:41 PM Rick Chen wrote:
> >
> > Bin Meng 於 2018年11月27日 週二 下午6:07寫道：
> > >
> > > Hi Rick,
> > >
> > > On Tue, Nov 27, 2018 at 4:43 PM Rick Chen
Rick Chen 於 2018年11月29日 週四 下午6:42寫道：
>
> Bin Meng 於 2018年11月27日 週二 下午6:07寫道：
> >
> > Hi Rick,
> >
> > On Tue, Nov 27, 2018 at 4:43 PM Rick Chen wrote:
> > >
> > > Anup Patel 於 2018年11月27日 週二 下午3:56寫道：
> > > >
> > > > On
Bin Meng 於 2018年11月27日 週二 下午5:54寫道：
>
> Hi Rick,
>
> On Wed, Nov 21, 2018 at 4:53 PM Rick Chen wrote:
> >
> > Bin Meng 於 2018年11月21日 週三 下午3:18寫道：
> > >
> > > Hi Rick,
> > >
> > > On Wed, Nov 21, 2018 at 2:00 PM Rick Chen wrote:
>
Alexander Graf 於 2018年11月27日 週二 下午6:42寫道：
>
>
>
> On 27.11.18 09:42, Anup Patel wrote:
> > On Tue, Nov 27, 2018 at 1:26 PM Anup Patel wrote:
> >>
> >> On Tue, Nov 27, 2018 at 12:30 PM Rick Chen wrote:
> >>>
> >>> Anup Patel 於 2018年11月
Bin Meng 於 2018年11月27日 週二 下午6:07寫道：
>
> Hi Rick,
>
> On Tue, Nov 27, 2018 at 4:43 PM Rick Chen wrote:
> >
> > Anup Patel 於 2018年11月27日 週二 下午3:56寫道：
> > >
> > > On Tue, Nov 27, 2018 at 12:30 PM Rick Chen wrote:
> > > >
> > > >
Anup Patel 於 2018年11月27日 週二 下午3:56寫道：
>
> On Tue, Nov 27, 2018 at 12:30 PM Rick Chen wrote:
> >
> > Anup Patel 於 2018年11月27日 週二 下午2:40寫道：
> > >
> > > On Tue, Nov 27, 2018 at 12:00 PM Rick Chen wrote:
> > > &g
Anup Patel 於 2018年11月27日 週二 下午2:40寫道：
>
> On Tue, Nov 27, 2018 at 12:00 PM Rick Chen wrote:
> >
> > Anup Patel 於 2018年11月27日 週二 下午2:14寫道：
> > >
> > >
> > >
> > > On Tue, 27 Nov, 2018, 11:38 AM Rick Chen > >>
> > >> An
> > > > > When we run U-Boot in S-mode the BBL runs from 0x8000 so this
> > > > > two lines corrupts BBL instructions.
Hi Anup
You said
Your patchset based upon git://git.denx.de/u-boot-riscv.git
Why you announce this problem in [PATCH v5 4/4] riscv: Remove
redundant a2 store on DRAM base
> > Subject: [PATCH v5 1/4] riscv: Add kconfig option to run U-Boot in S-mode
> >
> > This patch adds kconfig option RISCV_SMODE to run U-Boot in S-mode. When
> > this
> > opition is enabled we use s CSRs instead of m CSRs.
> >
> > It is important to note that there is no equivalent S-mode CSR
Anup Patel 於 2018年11月27日 週二 下午2:14寫道：
>
>
>
> On Tue, 27 Nov, 2018, 11:38 AM Rick Chen >
>> Anup Patel 於 2018年11月27日 週二 下午1:47寫道：
>> >
>> > On Tue, Nov 27, 2018 at 11:14 AM Anup Patel wrote:
>> > >
>> > > On Tue, Nov 27, 2018 at 10:
Anup Patel 於 2018年11月27日 週二 下午1:47寫道：
>
> On Tue, Nov 27, 2018 at 11:14 AM Anup Patel wrote:
> >
> > On Tue, Nov 27, 2018 at 10:50 AM Rick Chen wrote:
> > >
> > > Anup Patel 於 2018年11月27日 週二 上午11:28寫道：
> > > >
> >
Anup Patel 於 2018年11月27日 週二 上午11:28寫道：
>
> On Tue, Nov 27, 2018 at 8:50 AM Rick Chen wrote:
> >
> > > > > > Currently, the RISC-V U-Boot is saving a2 register at
> > > > > > CONFIG_SYS_DRAM_BASE in start.S which does not make sense because
> &
> > > Hi Tom,
> > >
> > > Please pull the following patch from u-boot-riscv into your tree.
> > > Thanks!
> >
> > In the future can you please include a short summary here if you aren't
> > using a
> > signed tag? Thanks!
Hi Tom
Sorry about that !
I will use a signed tag or include a short
> > > > Currently, the RISC-V U-Boot is saving a2 register at
> > > > CONFIG_SYS_DRAM_BASE in start.S which does not make sense because
> > > > there is no information passed by previous booting stage in a2
> > > > register.
> > > >
> > > > This patch removes redundant a2 store on DRAM base.
> > >
> Hi All,
>
>
>
> Is it possible to include this series for next U-Boot release?
Hi Anup
Yes.
I will do some verification.
And prepare the PR ASAP.
Can you prepare a version which will be rebase on the latest u-boot-riscv.git
Thanks
Rick
>
>
>
> Regards,
>
> Anup
>
> > Subject: [PATCH v4 0/3] RISC-V S-mode support
> >
> > This patchset allows us runing u-boot in S-mode which is useful on platforms
> > where M-mode runtime firmware is an independent firmware and u-boot is used
> > as last stage OS bootloader.
> >
> > The patchset based upon
Auer, Lukas 於 2018年11月22日 週四 下午5:18寫道：
>
> Hi Rick,
>
> On Thu, 2018-11-22 at 16:38 +0800, Rick Chen wrote:
> > Auer, Lukas 於 2018年11月21日 週三
> > 下午9:09寫道：
> > >
> > > Hi Rick,
> > >
> > > On Wed, 2018-11-21 at 17:37 +0800, Rick Chen wro
Auer, Lukas 於 2018年11月21日 週三 下午9:09寫道：
>
> Hi Rick,
>
> On Wed, 2018-11-21 at 17:37 +0800, Rick Chen wrote:
> > Hi Lukas
> >
> > > >
> > > > Hi Rick,
> > > >
> > > > Thanks for pulling my changes! I have some notes and q
Hi Lukas
> >
> > Hi Rick,
> >
> > Thanks for pulling my changes! I have some notes and questions on it.
> >
> > I can't find all of your patches on the mailing list, for example the patch
> > "configs:
> > ax25-ae350: Enable DISPLAY_CPUINFO & DISPLAY_BOARDINFO". Others include
> > changes, which
Rick Chen 於 2018年11月21日 週三 下午4:53寫道：
>
> Bin Meng 於 2018年11月21日 週三 下午3:18寫道：
> >
> > Hi Rick,
> >
> > On Wed, Nov 21, 2018 at 2:00 PM Rick Chen wrote:
> > >
> > > > >
> > > > > Do any of your above patches get v2 posted?
Bin Meng 於 2018年11月21日 週三 下午3:18寫道：
>
> Hi Rick,
>
> On Wed, Nov 21, 2018 at 2:00 PM Rick Chen wrote:
> >
> > > >
> > > > Do any of your above patches get v2 posted? At least I did not see any
> > > > follow-up
> > > > response [
> >
> > Do any of your above patches get v2 posted? At least I did not see any
> > follow-up
> > response [1] regarding to "riscv: ax25-ae350: Pass dtb address to u-boot
> > with a1
> > register"
First of all you told me about that
board_fdt_blob_setup() should be completely removed.
Instead
Auer, Lukas 於 2018年11月17日 週六 上午6:01寫道：
>
> Hi Rick,
>
> On Tue, 2018-11-13 at 14:52 +0800, Rick Chen wrote:
> > Bin Meng 於 2018年11月13日 週二 下午2:49寫道：
> > >
> > > Hi Rick,
> > >
> > > On Tue, Nov 13, 2018 at 2:41 PM Rick Chen
> > >
於 2018年11月14日 週三 下午3:35寫道：
>
> > Hi Lukas,
> >
> > On Tue, Nov 13, 2018 at 10:45 PM Auer, Lukas
> >
> > wrote:
> > >
> > > Hi Bin,
> > >
> > > On Tue, 2018-11-13 at 00:21 -0800, Bin Meng wrote:
> > > > This adds U-Boot syscon driver for RISC-V Core Local Interruptor
> > > > (CLINT). The CLINT
Bin Meng 於 2018年11月13日 週二 下午2:49寫道：
>
> Hi Rick,
>
> On Tue, Nov 13, 2018 at 2:41 PM Rick Chen wrote:
> >
> > > > This patch series includes general fixes and cleanup for RISC-V. It
> > > > also adds
> > > > support for bootin
> > This patch series includes general fixes and cleanup for RISC-V. It also
> > adds
> > support for booting Linux on qemu-riscv. At the moment, only single-core
> > systems are supported. Support for multi-core systems will be added with a
> > future patch series.
> >
> > To boot Linux on
> > > Drop the _AC and UL macros from common.h. Linux headers is the
> > > original source of this macro, so keep its definition in the same header.
> > >
> > > Update existing users of these macros to include const.h directly.
> > >
> > > Cc:
Hi Bin
Bin Meng 於 2018年11月4日 週日 下午10:31寫道：
>
> Hi Rick,
>
> On Thu, Nov 1, 2018 at 12:10 PM Andes wrote:
> >
> > From: Rick Chen
> >
> > AndeStar RISC-V(V5) provide mcache_ctl register which
> > can configure I/D cache as enabled or disab
Auer, Lukas 於 2018年11月4日 週日 下午10:21寫道：
>
> Hi Rick,
>
> On Thu, 2018-11-01 at 12:08 +0800, Andes wrote:
> > From: Rick Chen
> >
> > AndeStar RISC-V(V5) provide mcache_ctl register which
> > can configure I/D cache as enabled or disabled.
> >
> > T
於 2018年11月1日 週四 下午12:13寫道：
>
> > RISC-V does not guarantee that stores to instruction memory are visible to
> > instruction fetches (i.e. incoherent instruction caches). Invalidate the
> > instruction
> > cache to ensure the kernel function pointer points to the correct memory
> > location.
> >
Greentime Hu 於 2018年10月31日 週三 上午11:48寫道：
>
> Rick Chen 於 2018年10月29日 週一 上午10:25寫道：
> >
> > Auer, Lukas 於 2018年10月27日 週六 上午12:27寫道：
> > >
> > > Hi Rick,
> > >
> > > On Mon, 2018-10-22 at 09:39 +0800, Rick Chen wrote:
> > &
Auer, Lukas 於 2018年10月29日 週一 下午8:13寫道：
>
> Hi Rick,
>
> On Mon, 2018-10-29 at 11:16 +0800, Rick Chen wrote:
> > Auer, Lukas 於 2018年10月27日 週六
> > 上午12:32寫道：
> > >
> > > Hi Rick,
> > >
> > > On Mon, 2018-10-22 at 16:16 +0800, Andes
Auer, Lukas 於 2018年10月30日 週二 上午12:43寫道：
>
> Hi Rick,
>
> On Thu, 2018-10-25 at 15:56 +, Auer, Lukas wrote:
> > Hi Rick,
> >
> > On Thu, 2018-10-25 at 09:16 +0800, Rick Chen wrote:
> > > Auer, Lukas 於 2018年10月24日 週三
> > > 下午10:14寫道：
> > &
ctions or can I apply this to u-boot-mips/next? Thanks.
> >
> > Go ahead:
> >
> > Reviewed-by: Tom Rini
> >
Reviewed-by: Rick Chen
> > --
> > Tom
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
Bin Meng 於 2018年10月25日 週四 下午9:36寫道：
>
> Hi Rick,
>
> On Thu, Oct 25, 2018 at 11:27 AM Rick Chen wrote:
> >
> > Bin Meng 於 2018年10月25日 週四 上午11:16寫道：
> > >
> > > Hi Rick,
> > >
> > > On Thu, Oct 25, 2018 at 11:11 AM Rick Chen
Auer, Lukas 於 2018年10月27日 週六 上午12:32寫道：
>
> Hi Rick,
>
> On Mon, 2018-10-22 at 16:16 +0800, Andes wrote:
> > From: Rick Chen
> >
> > AndeStar V5 provide mcache_ctl register which can configure
> > I/D cache as enabled or disabled.
> >
> >
Auer, Lukas 於 2018年10月27日 週六 上午12:27寫道：
>
> Hi Rick,
>
> On Mon, 2018-10-22 at 09:39 +0800, Rick Chen wrote:
> > > From: Lukas Auer [mailto:lukas.a...@aisec.fraunhofer.de]
> > > Sent: Saturday, October 20, 2018 6:08 AM
> > > To: u-boot@lists.denx.de
>
Rick Chen 於 2018年10月16日 週二 上午10:01寫道：
>
> Bin Meng 於 2018年10月8日 週一 下午11:48寫道：
> >
> > Hi Rick,
> >
> > On Mon, Oct 8, 2018 at 1:37 PM Andes wrote:
> > >
> > > From: Rick Chen
> > >
> > > Add ae350_32.dts for 32 bit. And also ren
Bin Meng 於 2018年10月25日 週四 上午11:16寫道：
>
> Hi Rick,
>
> On Thu, Oct 25, 2018 at 11:11 AM Rick Chen wrote:
> >
> > Bin Meng 於 2018年10月25日 週四 上午10:33寫道：
> > >
> > > Hi Rick,
> > >
> > > On Thu, Oct 25, 2018 at 9:20 AM Andes wrote:
>
Bin Meng 於 2018年10月25日 週四 上午10:33寫道：
>
> Hi Rick,
>
> On Thu, Oct 25, 2018 at 9:20 AM Andes wrote:
> >
> > From: Rick Chen
> >
> > ax25-ae350 use CONFIG_OF_BOARD which allow the board to
> > override the fdt address. And prior_stage_fdt_address of
Auer, Lukas 於 2018年10月24日 週三 下午10:14寫道：
>
> Hi Rick,
>
> On Wed, 2018-10-24 at 13:47 +0800, Rick Chen wrote:
> > Rick Chen 於 2018年10月24日 週三 下午1:20寫道：
> > >
> > > Bin Meng 於 2018年10月24日 週三 上午11:34寫道：
> > > >
> > > > Hi Rich
ve
fdt rsvmem delete- Delete a mem reserves
fdt chosen [ ] - Add/update the /chosen branch in the tree
/ - initrd start/end addr
It seem that other arch (MICROBLAZE, ARM) also print fdt_blob in bdinfo cmd.
So I think this patch can be
emu-riscv64_defconfig | 2 +-
> > > 3 files changed, 2 insertions(+), 13 deletions(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
> > arch/riscv/cpu/start.S | 12 ++--
> > > 2 files changed, 16 insertions(+), 2 deletions(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
gt; >
> > > Signed-off-by: Lukas Auer
> > > ---
> > >
> > > arch/riscv/cpu/start.S | 7 +++
> > > 1 file changed, 3 insertions(+), 4 deletions(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
Rick Chen 於 2018年10月24日 週三 下午1:20寫道：
>
> Bin Meng 於 2018年10月24日 週三 上午11:34寫道：
> >
> > Hi Rich,
> >
> > On Wed, Oct 24, 2018 at 10:37 AM Rick Chen wrote:
> > >
> > > > > > The labels nmi_vector, trap_vector and handle_reset in start.S are
Bin Meng 於 2018年10月24日 週三 上午11:34寫道：
>
> Hi Rich,
>
> On Wed, Oct 24, 2018 at 10:37 AM Rick Chen wrote:
> >
> > > > > The labels nmi_vector, trap_vector and handle_reset in start.S are not
> > > > > used for RISC-V. Remove them.
> > &g
owing commit :
commit d58717e42559189a226ea800173147399c8edef9
Author: Rick Chen
Date: Thu Mar 29 10:08:33 2018 +0800
riscv: ae250: Support DT provided by the board at runtime
B.R
Rick
> > >
> > > Signed-off-by: Lukas Auer
> > > ---
> > >
> >
於 2018年10月23日 週二 下午4:41寫道：
>
> > Hi Lukas,
> >
> > On Sat, Oct 20, 2018 at 6:10 AM Lukas Auer
> > wrote:
> > >
> > > The machine trap-vector base address (mtvec) must be aligned on a
> > > 4-byte boundary. Add the necessary align directive to trap_entry.
> > >
> >
> > I don't think this explicit
v/cpu/start.S | 322
> > > -
> > > 1 file changed, 161 insertions(+), 161 deletions(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
> >
> > Regards,
> > Bin
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
; > ---
> > >
> > > arch/riscv/lib/cache.c | 10 ++
> > > 1 file changed, 10 insertions(+)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
> > > Hang on unhandled exceptions to prevent execution in a faulty state.
> > >
> > > Signed-off-by: Lukas Auer
> > > ---
> > >
> > > arch/riscv/lib/interrupts.c | 2 ++
> > > 1 file changed, 2 insertions(
> arch/riscv/lib/interrupts.c | 8 ++--
> > > 1 file changed, 6 insertions(+), 2 deletions(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
t; arch/riscv/lib/interrupts.c | 13 -
> > > 1 file changed, 12 insertions(+), 1 deletion(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
on and include the
> > > generic io.h instead.
> > >
> > > Signed-off-by: Lukas Auer
> > > ---
> > >
> > > arch/riscv/include/asm/io.h | 31 +++----
> > > 1 file changed, 3 insertions(+), 28 deletions(-)
>
+
> > > arch/riscv/include/asm/io.h | 11 ++
> > > 2 files changed, 71 insertions(+), 7 deletions(-) create mode 100644
> > > arch/riscv/include/asm/barrier.h
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
> >
> > Regards,
> > Bin
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
> > -static void _exit_trap(int code, uint epc, struct pt_regs *regs)
> > +static void _exit_trap(ulong code, ulong epc, struct pt_regs *regs)
> > {
> > static const char * const exception_code[] = {
> > "Instruction address misaligned",
> > @@ -70,6 +70,6 @@ static void
> > Subject: Re: [PATCH 09/30] riscv: move target selection into separate file
> >
> > Hi Lukas,
> >
> > On Sat, Oct 20, 2018 at 6:10 AM Lukas Auer
> > wrote:
> > >
> > > Move the target selection into a separate file (Kconfig.board) to
> > > avoid clutter once we support more boards.
> > >
> > >
kas Auer
> > > ---
> > >
> > > arch/riscv/config.mk | 3 ++-
> > > 1 file changed, 2 insertions(+), 1 deletion(-)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
+
> > > 1 file changed, 1 insertion(+)
> > >
> >
> > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
2 +-
> > > configs/ax25-ae350_defconfig| 2 +-
> > > configs/qemu-riscv64_defconfig | 2 +-
> > > include/config_distro_bootcmd.h | 8
> > > 5 files changed, 15 insertions(+), 15 deletions(-)
> > >
> >
> > > Reviewed-by: Bin Meng
Reviewed-by: Rick Chen
> > > Regards,
> > > Bin
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
> From: Bin Meng [mailto:bmeng...@gmail.com]
> Sent: Monday, October 22, 2018 2:16 PM
> To: Lukas Auer
> Cc: U-Boot Mailing List; Rick Jian-Zhi Chen(陳建志)
> Subject: Re: [PATCH 02/30] riscv: ignore device tree binaries
>
> Hi Lukas,
>
> On Sat, Oct 20, 2018 at 6:08 AM Lukas Auer
> wrote:
> >
> >
; +../arch/sandbox/dts ../arch/x86/dts ../arch/powerpc/dts
> +../arch/riscv/dts
Reviewed-by: Rick Chen
> --
> 2.17.2
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
e tools/prelink-riscv.
>
> Signed-off-by: Lukas Auer
> ---
Reviewed-by: Rick Chen
>
> tools/.gitignore | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/tools/.gitignore b/tools/.gitignore index c8cdaef90c..e5ede22842
> 100644
> --- a/tools/.gitignore
> +++
> From: Lukas Auer [mailto:lukas.a...@aisec.fraunhofer.de]
> Sent: Saturday, October 20, 2018 6:08 AM
> To: u-boot@lists.denx.de
> Cc: Bin Meng; Lukas Auer; Greentime Hu; Alexander Graf; Rick Jian-Zhi
> Chen(陳建志)
> Subject: [PATCH 18/30] riscv: invalidate the instruction cache before jumping
>
Bin Meng 於 2018年10月16日 週二 上午9:43寫道：
>
> Hi Rick,
>
> On Tue, Oct 16, 2018 at 9:25 AM Rick Chen wrote:
> >
> > Bin Meng 於 2018年10月8日 週一 下午1:49寫道：
> > >
> > > Hi Rick,
> > >
> > > On Mon, Oct 8, 2018 at 1:33 PM Andes wrote:
> > &
Bin Meng 於 2018年10月8日 週一 下午11:48寫道：
>
> Hi Rick,
>
> On Mon, Oct 8, 2018 at 1:37 PM Andes wrote:
> >
> > From: Rick Chen
> >
> > Add ae350_32.dts for 32 bit. And also rename
> > ae350.dts to ae350_64.dts for 64 bit.
> >
> > Signed-off-by: Ri
Bin Meng 於 2018年10月8日 週一 下午11:51寫道：
>
> Hi Rick,
>
> On Mon, Oct 8, 2018 at 1:36 PM Andes wrote:
> >
> > From: Rick Chen
> >
> > Separate ax25-ae350 from one to two for
> > 32 and 64 bit individually. And also select
> > different dts for 32 and
Bin Meng 於 2018年10月8日 週一 下午1:49寫道：
>
> Hi Rick,
>
> On Mon, Oct 8, 2018 at 1:33 PM Andes wrote:
> >
> > From: Rick Chen
> >
> > Use same dts to boot U-Boot and Kernel.
> >
> > Following are the change notes :
> > 1 Remove early printk boota
Tom Rini 於 2018年10月3日 週三 上午9:23寫道：
>
> On Wed, Oct 03, 2018 at 09:16:48AM +0800, Rick Chen wrote:
> > Heinrich Schuchardt 於 2018年9月24日 週一 上午4:06寫道：
> > >
> > > On 08/07/2018 10:57 AM, Rick Chen wrote:
> > > >> If environment variable CR
Heinrich Schuchardt 於 2018年9月24日 週一 上午4:06寫道：
>
> On 08/07/2018 10:57 AM, Rick Chen wrote:
> >> If environment variable CROSS_COMPILE is not set, this indicates native
> >> compilation. In this case we should not set an arbitrary value which is not
> >
> > > Hi Rick,
> > >
> > > On Wed, Sep 26, 2018 at 9:50 PM Bin Meng wrote:
> > > >
> > > > This series adds QEMU RISC-V 'virt' board target support, with the
> > > > hope of helping people easily test U-Boot on RISC-V.
> > > >
> > > > Some existing RISC-V codes have been changed to make it easily
.o
> obj-y += setjmp.o
>
> # For building EFI apps
> diff --git a/arch/riscv/lib/reset.c b/arch/riscv/lib/reset.c new
file mode 100644
> index 000..5d9b99c
> --- /dev/null
> +++ b/arch/riscv/lib/reset.c
> @@ -0,0 +1,14 @@
> +// SPDX-License-Id
inux();
> - /* TODO: hardcode the hart id to zero for now */
> +
> if (IMAGE_ENABLE_OF_LIBFDT && images->ft_len)
> - kernel(0, images->ft_addr);
> + kernel(csr_read(mhartid), images->ft_addr);
>
> /* does not return */
>
Reviewed-by: Rick Chen
> > --
> 2.7.4
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
ine clear_csr(reg, _bit) ({ unsigned long __tmp; \
> -typeof(_bit) (bit) = (_bit); \
> -if (__builtin_constant_p(bit) && (unsigned long)(bit) < 32) \
> - asm volatile ("csrrc %0, " #reg ", %1" : "=r"(__tmp) : "i"(bit)); \
> -else \
> - asm volatile ("csrrc %0, " #reg ", %1" : "=r"(__tmp) : "r"(bit)); \
> - __tmp; })
> -
> -#define rdtime() read_csr(time)
> -#define rdcycle() read_csr(cycle)
> -#define rdinstret() read_csr(instret)
> +#endif /* __riscv */
>
> -#endif
> -#endif
> -#endif
> -#endif
> +#endif /* RISCV_CSR_ENCODING_H */
Reviewed-by: Rick Chen
> --
> 2.7.4
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
ers_t *images)
> printf("\nStarting kernel ...\n\n");
>
> cleanup_before_linux();
> + /* TODO: hardcode the hart id to zero for now */
> if (IMAGE_ENABLE_OF_LIBFDT && images->ft_len)
> - theKernel(machid, (unsigned long)images->ft_addr);
> + kernel(0, images->ft_addr);
>
> /* does not return */
>
Reviewed-by: Rick Chen
> --
> 2.7.4
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
Choose this option to build an U-Boot for RISCV32 architecture.
>
> config CPU_RISCV_64
> - bool "RISCV 64 bit"
> + bool "RISC-V 64-bit"
> select 64BIT
> help
> Choose this option to build an U-Boot for RISCV64 architecture.
> --
> 2.7.4
Reviewed-by: Rick Chen
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
> Hi Rick,
>
> On Tue, Sep 11, 2018 at 12:50 PM Bin Meng wrote:
> >
> > This series adds QEMU RISC-V 'virt' board target support, with the
> > hope of helping people easily test U-Boot on RISC-V.
> >
> > Some existing RISC-V codes have been changed to make it easily to
> > support new
-T $(srctree)/examples/standalone/riscv.lds
>
> PLATFORM_CPPFLAGS+= -ffixed-gp -fpic
> -PLATFORM_RELFLAGS += -fno-strict-aliasing -fno-common -gdwarf-2
> -ffunction-sections
> +PLATFORM_RELFLAGS += -fno-common -gdwarf-2 -ffunction-sections
> LDFLAGS_u-boot += --gc-sec
Bin Meng 於 2018年9月6日 週四 上午9:43寫道：
>
> Hi Rick,
>
> On Tue, Sep 4, 2018 at 4:56 PM Bin Meng wrote:
> >
> > Hi Rick,
> >
> > On Tue, Sep 4, 2018 at 1:36 PM Rick Chen wrote:
> > >
> > > > From: Tom Rini [mailto:tr...@konsulk
Bin Meng 於 2018年9月5日 週三 上午10:34寫道：
>
> Hi Rick,
>
> On Wed, Sep 5, 2018 at 9:27 AM Rick Chen wrote:
> >
> > > > From: Auer, Lukas [mailto:lukas.a...@aisec.fraunhofer.de]
> > > > Sent: Wednesday, September 05, 2018 5:53 AM
> > > > To: bmen
Rick Chen 於 2018年9月5日 週三 上午9:28寫道：
>
> > > From: Auer, Lukas [mailto:lukas.a...@aisec.fraunhofer.de]
> > > Sent: Wednesday, September 05, 2018 5:53 AM
> > > To: bmeng...@gmail.com
> > > Cc: Rick Jian-Zhi Chen(陳建志); u-boot@lists.denx.de
> > >
> > From: Auer, Lukas [mailto:lukas.a...@aisec.fraunhofer.de]
> > Sent: Wednesday, September 05, 2018 5:53 AM
> > To: bmeng...@gmail.com
> > Cc: Rick Jian-Zhi Chen(陳建志); u-boot@lists.denx.de
> > Subject: Re: [U-Boot] [PATCH 12/12] riscv: Add QEMU virt board support
> >
> > On Tue,
> From: Tom Rini [mailto:tr...@konsulko.com]
> Sent: Tuesday, September 04, 2018 3:24 AM
> To: Bin Meng
> Cc: U-Boot Mailing List; Rick Jian-Zhi Chen(陳建志)
> Subject: Re: [PATCH] travis: Use kernel.org pre-built toolchain for riscv
>
> On Mon, Sep 03, 2018 at 05:50:39PM +0800, Bin Meng
> From: Bin Meng [mailto:bmeng...@gmail.com]
> Sent: Thursday, August 30, 2018 3:54 PM
> To: Rick Jian-Zhi Chen(陳建志); U-Boot Mailing List
> Subject: [PATCH 03/12] riscv: bootm: Correct the 1st kernel
argument to hart id
>
> The first argument of Linux kernel is the risc-v core hart id, from
> From: Bin Meng [mailto:bmeng...@gmail.com]
> Sent: Thursday, August 30, 2018 3:54 PM
> To: Rick Jian-Zhi Chen(陳建志); U-Boot Mailing List
> Subject: [PATCH 00/12] riscv: Add QEMU virt board support
>
> This series adds QEMU RISC-V 'virt' board target support, with the hope of
> helping
arch/riscv/config.mk | 4
> 1 file changed, 4 deletions(-)
>
> diff --git a/arch/riscv/config.mk b/arch/riscv/config.mk index
> 219e66683d..f7a2ffbbc6 100644
> --- a/arch/riscv/config.mk
> +++ b/arch/riscv/config.mk
> @@ -10,10 +10,6 @@
> # Rick Chen, Andes Technolo
serverip environment variable.
>>
>> Instead, let's use the new CONFIG_BOOT_PREFER_SERVERIP option to fall back
>> to the DHCP provided TFTP IP if no serverip environment variable is set.
>>
>> Signed-off-by: Alexander Graf
> From: Alexander Graf [mailto:ag...@suse.de]
> Sent: Thursday, June 14, 2018 6:04 PM
> To: u-boot@lists.denx.de
> Cc: Rick Jian-Zhi Chen(陳建志); Joe Hershberger; Greentime Ying-Han Hu(胡英
> 漢); Simon Glass
> Subject: [PATCH v2 0/3] net: Sanitize DHCP variable override
>
> While trying to boot from
2018-06-13 9:42 GMT+08:00 Rick Chen :
> 2018-06-13 3:59 GMT+08:00 Joe Hershberger :
>> On Wed, Jun 6, 2018 at 8:54 PM, Rick Chen wrote:
>>>> From: Alexander Graf [mailto:ag...@suse.de]
>>>> Sent: Wednesday, June 06, 2018 8:32 PM
>>>> To: u-boot@lists.
2018-06-13 3:59 GMT+08:00 Joe Hershberger :
> On Wed, Jun 6, 2018 at 8:54 PM, Rick Chen wrote:
>>> From: Alexander Graf [mailto:ag...@suse.de]
>>> Sent: Wednesday, June 06, 2018 8:32 PM
>>> To: u-boot@lists.denx.de
>>> Cc: Rick Jian-Zhi Chen(陳建志); Joe Hersh
601 - 700 of 720 matches
Mail list logo
