On 02/10/2020 11:09, Neil Armstrong via groups.io wrote:
> This adds the driver for the PWM controller found in the Amlogic SoCs.
>
> This PWM is only a set of Gates, Dividers and Counters:
> PWM output is achieved by calculating a clock that permits calculating
> two periods (low and high). The c
This adds the driver for the PWM controller found in the Amlogic SoCs.
This PWM is only a set of Gates, Dividers and Counters:
PWM output is achieved by calculating a clock that permits calculating
two periods (low and high). The counter then has to be set to switch after
N cycles for the first ha
2 matches
Mail list logo