> From: Simon Glass
> Date: Sat, 22 Jan 2022 06:18:18 -0700
>
> Hi Mark,
>
> On Sat, 22 Jan 2022 at 05:48, Mark Kettenis wrote:
> >
> > > From: Simon Glass
> > > Date: Fri, 21 Jan 2022 18:40:11 -0700
> > >
> > > Hi Mark,
> > >
> > > On Fri, 14 Jan 2022 at 04:05, Mark Kettenis wrote:
> > > >
Hi Mark,
On Sat, 22 Jan 2022 at 05:48, Mark Kettenis wrote:
>
> > From: Simon Glass
> > Date: Fri, 21 Jan 2022 18:40:11 -0700
> >
> > Hi Mark,
> >
> > On Fri, 14 Jan 2022 at 04:05, Mark Kettenis wrote:
> > >
> > > Apple SoCs have an integrated NVMe controller that isn't connected
> > > over a
> From: Simon Glass
> Date: Fri, 21 Jan 2022 18:40:11 -0700
>
> Hi Mark,
>
> On Fri, 14 Jan 2022 at 04:05, Mark Kettenis wrote:
> >
> > Apple SoCs have an integrated NVMe controller that isn't connected
> > over a PCIe bus. In preparation for adding support for this NVMe
> > controller, split
Hi Mark,
On Fri, 14 Jan 2022 at 04:05, Mark Kettenis wrote:
>
> Apple SoCs have an integrated NVMe controller that isn't connected
> over a PCIe bus. In preparation for adding support for this NVMe
> controller, split out the PCI support into its own file. This file
> is selected through a new
Apple SoCs have an integrated NVMe controller that isn't connected
over a PCIe bus. In preparation for adding support for this NVMe
controller, split out the PCI support into its own file. This file
is selected through a new CONFIG_NVME_PCI Kconfig option, so do
a wholesale replacement of
5 matches
Mail list logo