Warren
Cc: Marcel Ziswiler ; Allen Martin
; Jagan Teki ; Lukasz Majewski
; Marek Vasut ; Ramin Khonsari
; Maxim Schwalm ; Dmitry
Osipenko ; u-boot@lists.denx.de
Subject: Re: [PATCH v3 00/16] General Tegra improvements
External email: Use caution opening links or attachments
Thierry, thank you
Thierry, thank you very much for a quick test.
Tom, should I amend patches and upload the next iteration of patchset
with Thierry's tested-by or, if no more objections/comments there are,
you will add Thierry's tested-by on your own?
Best regards.
Svyatoslav R.
вт, 14 лют. 2023 р. о 16:00
On Fri, Feb 03, 2023 at 11:26:24AM +0200, Svyatoslav Ryhel wrote:
> List of changes in patch set:
> - add missing EXTPERIPH clocks for t30
> - swap host1x and disp1 clock parents (as they should be)
> - add clk_id_to_pll_id and clock_decode_pair helpers to use
>dts deeper (in tegra clocks
0 AM
> > To: Tom Warren ; Thierry Reding
> >
> > Cc: Ramin Khonsari ; Maxim Schwalm
> > ; Dmitry Osipenko ;
> > u-boot@lists.denx.de; Allen Martin ; Jagan Teki
> > ; Lukasz Majewski ; Marcel
> > Ziswiler ; Marek Vasut
> > Subject: Re: [PATCH v3 00/
> u-boot@lists.denx.de; Allen Martin ; Jagan Teki
> ; Lukasz Majewski ; Marcel
> Ziswiler ; Marek Vasut
> Subject: Re: [PATCH v3 00/16] General Tegra improvements
>
> External email: Use caution opening links or attachments
>
>
> Thanks! I will shrink maili
; Maxim Schwalm
; Dmitry Osipenko ;
u-boot@lists.denx.de; Allen Martin ; Jagan Teki
; Lukasz Majewski ; Marcel Ziswiler
; Marek Vasut
Subject: Re: [PATCH v3 00/16] General Tegra improvements
External email: Use caution opening links or attachments
Thanks! I will shrink mailing list in the next
; Sent: Friday, February 3, 2023 2:26 AM
> To: Tom Warren ; Stephen Warren ;
> Marcel Ziswiler ; Allen Martin
> ; Jagan Teki ; Lukasz
> Majewski ; Marek Vasut ; Svyatoslav Ryhel
> ; Ramin Khonsari ; Thierry Reding
> ; Maxim Schwalm ; Dmitry
> Osipenko
> Cc: u-boot@l
yhel
; Ramin Khonsari ; Thierry Reding
; Maxim Schwalm ; Dmitry
Osipenko
Cc: u-boot@lists.denx.de
Subject: [PATCH v3 00/16] General Tegra improvements
External email: Use caution opening links or attachments
List of changes in patch set:
- add missing EXTPERIPH clocks for t30
- swap host1x and d
List of changes in patch set:
- add missing EXTPERIPH clocks for t30
- swap host1x and disp1 clock parents (as they should be)
- add clk_id_to_pll_id and clock_decode_pair helpers to use
dts deeper (in tegra clocks often go in pair child - parent)
- include PLLD setup in T30 (DISP1 may use
9 matches
Mail list logo
