> pllv3 PLLs have powerdown/up bits but enable bits too. Specifically
> "enable bit" enable the pll output, so when dis/enabling pll by
> setting/clearing power_bit we must also set/clear enable_bit.
> Signed-off-by: Giulio Benetti
> Reviewed-by: Lukasz Majewski
Applied to u-boot-imx, master, tha
pllv3 PLLs have powerdown/up bits but enable bits too. Specifically
"enable bit" enable the pll output, so when dis/enabling pll by
setting/clearing power_bit we must also set/clear enable_bit.
Signed-off-by: Giulio Benetti
Reviewed-by: Lukasz Majewski
---
drivers/clk/imx/clk-pllv3.c | 9 ++
2 matches
Mail list logo