This commit is an add-on to f6c4191f. There are a few other registers where
consecutive writes must have a delay.
Signed-off-by: Dinh Nguyen dingu...@altera.com
---
drivers/net/designware.c |4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/net/designware.c
Dear Dinh,
In message 1339104480-6191-1-git-send-email-dingu...@altera.com you wrote:
This commit is an add-on to f6c4191f. There are a few other registers where
consecutive writes must have a delay.
Sorry, but this commit message is misleading - I was expecting to see
something like udelay()
Dear Dinh,
In message
71b37e0559ac6849a68c5ba94c509fb458298d3...@sj-itmsg02.altera.priv.altera.com
you wrote:
Sorry, but this commit message is misleading - I was expecting to see
something like udelay() in the code, but there wasn't any...
Combining the 2 individual writes into a
3 matches
Mail list logo