Dear Prafulla Wadaskar,
In message f766e4f80769bd478052fb6533fa745d19a9291...@sc-vexch4.marvell.com
you wrote:
Since the mfp.c is for generic case, and should be made as generic at
the beginning...
Sure.. but I don't know how it will be on other SoCs?
Apart from that what would be
Most of the Marvell SoCs has Multi Function Pin (MFP) configuration registers
For ex. ARMADA100.
These registers are programmed to expose the specific functionality
associated with respective SoC Pins
This driver provides configuration APIs,
using them, configuration need to be done in board
Hi Prafulla,
On Thu, Dec 2, 2010 at 12:01 AM, Prafulla Wadaskar prafu...@marvell.com wrote:
Most of the Marvell SoCs has Multi Function Pin (MFP) configuration registers
For ex. ARMADA100.
These registers are programmed to expose the specific functionality
associated with respective SoC Pins
/7] [REPOST-1] gpio: Add Multi-Function-
Pin configuration driver for Marvell SoCs
Hi Prafulla,
...snip...
+
+ /* the offset address are divided in three regions and
not
+ * consecutive, this corrects the same (Ref: Specs:
A1.1) */
+ p_mfpr
; Yu Tang;
Ashish Karkare; Kiran Vedere; Prabhanjan Sarnaik
Subject: Re: [U-Boot] [PATCH v3 3/7] [REPOST-1] gpio: Add Multi-Function-
Pin configuration driver for Marvell SoCs
Hi Prafulla,
...snip...
+
+ /* the offset address are divided in three regions
:51 PM
To: Prafulla Wadaskar
Cc: u-boot@lists.denx.de; Eric Miao; Manas Saksena; Lei Wen; Yu Tang;
Ashish Karkare; Kiran Vedere; Prabhanjan Sarnaik
Subject: Re: [U-Boot] [PATCH v3 3/7] [REPOST-1] gpio: Add Multi-
Function-
Pin configuration driver for Marvell SoCs
Hi Prafulla
6 matches
Mail list logo
