Re: [U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-20 Thread vikas
Hi, On 08/19/2015 08:54 PM, Marek Vasut wrote: On Saturday, August 15, 2015 at 04:15:59 AM, Vikas Manocha wrote: This patch is to separate the base trigger from the read/write transfer start addresses. Base trigger register address (0x1c register) corresponds to the address which should be

Re: [U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-20 Thread Marek Vasut
On Friday, August 21, 2015 at 12:25:54 AM, vikas wrote: Hi, Hi, On 08/20/2015 02:56 PM, Marek Vasut wrote: On Thursday, August 20, 2015 at 06:48:36 PM, vikas wrote: Hi, On 08/19/2015 08:54 PM, Marek Vasut wrote: On Saturday, August 15, 2015 at 04:15:59 AM, Vikas Manocha wrote:

Re: [U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-20 Thread Marek Vasut
On Thursday, August 20, 2015 at 06:48:36 PM, vikas wrote: Hi, On 08/19/2015 08:54 PM, Marek Vasut wrote: On Saturday, August 15, 2015 at 04:15:59 AM, Vikas Manocha wrote: This patch is to separate the base trigger from the read/write transfer start addresses. Base trigger register

Re: [U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-20 Thread vikas
Hi, On 08/20/2015 02:56 PM, Marek Vasut wrote: On Thursday, August 20, 2015 at 06:48:36 PM, vikas wrote: Hi, On 08/19/2015 08:54 PM, Marek Vasut wrote: On Saturday, August 15, 2015 at 04:15:59 AM, Vikas Manocha wrote: This patch is to separate the base trigger from the read/write transfer

Re: [U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-19 Thread Marek Vasut
On Saturday, August 15, 2015 at 04:15:59 AM, Vikas Manocha wrote: This patch is to separate the base trigger from the read/write transfer start addresses. Base trigger register address (0x1c register) corresponds to the address which should be put on AHB bus to handle indirect transfer

[U-Boot] [v3 3/4] spi: cadence_qspi: fix base trigger address transfer start address

2015-08-17 Thread Vikas Manocha
This patch is to separate the base trigger from the read/write transfer start addresses. Base trigger register address (0x1c register) corresponds to the address which should be put on AHB bus to handle indirect transfer triggered before. To handle indirect transfer we need to issue addresses