On Wed, Jun 13, 2018 at 9:29 AM, Simon Glass wrote:
> On 12 June 2018 at 02:26, Bin Meng wrote:
>> Add Panther Point chipset interrupt pin/PIRQ information, and
>> enable the generation of PIRQ routing table and MP table.
>>
>> Signed-off-by: Bin Meng
>>
>> ---
>>
>> Changes in v2:
>> - add the
On 12 June 2018 at 02:26, Bin Meng wrote:
> Add Panther Point chipset interrupt pin/PIRQ information, and
> enable the generation of PIRQ routing table and MP table.
>
> Signed-off-by: Bin Meng
>
> ---
>
> Changes in v2:
> - add the PIRQ register mapping via "intel,pirq-regmap" property
>
>
2 matches
Mail list logo