There is no MAX77686 pmic on this board,
so the driver support should be removed.
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
Cc: Minkyu Kang mk7.k...@samsung.com
---
include/configs/arndale.h | 2 --
1 file changed, 2 deletions(-)
diff --git a/include/configs/arndale.h
This patchset adds support to driver model i2c api for Exynos i2c driver.
Few boards are using this driver, but the board peripherals are not ported
to the new api yet. So the CONFIG_DM_I2C_COMPAT is enabled.
Switch to dm i2c is currentlly not possible for the few devices like
Trats2, Universal
This commit enable support for the above driver,
which was disabled in common config.
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
Acked-by: Simon Glass s...@chromium.org
Cc: Simon Glass s...@chromium.org
Cc: Minkyu Kang mk7.k...@samsung.com
---
include/configs/smdk5250.h | 2 ++
1
Some versions of Exynos5 supports High-Speed I2C,
on few interfaces, this change allows support this.
The new flag is: PINMUX_FLAG_HS_MODE
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
Cc: Simon Glass s...@chromium.org
Cc: Akshay Saraswat aksha...@samsung.com
Cc: Minkyu Kang
This patch fixes build error for CONFIG_DM_I2C_COMPAT.
In i2c_get_chip_for_busnum() call, one of argument was missed,
which was offset_len. Now it is set to 'alen' as previous.
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
---
drivers/i2c/i2c-uclass-compat.c | 2 +-
1 file changed, 1
This commit adjusts the s3c24x0 driver to new i2c api
based on driver-model. The driver supports standard
and high-speed i2c as previous.
Tested on Trats2, Odroid U3, Arndale, Odroid XU3
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
Tested-by: Simon Glass s...@chromium.org
Cc: Simon
This patch enables CONFIG_DM_I2C and also CONFIG_DM_I2C_COMPAT.
The last one should be removed when the dm pmic framework will
be finished.
Signed-off-by: Przemyslaw Marczak p.marc...@samsung.com
Acked-by: Simon Glass s...@chromium.org
Cc: Minkyu Kang mk7.k...@samsung.com
---
Changes v2:
- new
If no device is connected to I2C bus, the i2c probe command
can take a lot of time for probe each address. This commit
reduces the busy timeout to 10ms for standard and high speed
modes. This doesn't break the transmission an also allow for
properly probe the devices.
Signed-off-by: Przemyslaw
While the Freescale ARMv8 board LS2085A will enter U-Boot both
on a master and a secondary (slave) CPU, this is not the common
behaviour on ARMv8 platforms. The norm is that U-Boot is entered
from the master CPU only, while the other CPUs are kept in
WFI (wait for interrupt) state.
The code
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
On some hardware this time can be significant. Add bootstage support for
measuring this. The result can be obtained using 'bootstage report' or
passed on to the Linux via the device tree.
Signed-off-by: Simon Glass
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Allow measuring of boot time using bootstage.
Signed-off-by: Simon Glass s...@chromium.org
---
include/configs/x86-common.h | 3 +++
1 file changed, 3 insertions(+)
diff --git a/include/configs/x86-common.h
Hi Simon,
On Tue, Jan 27, 2015 at 9:22 AM, Simon Glass s...@chromium.org wrote:
Sometimes microcode is delivered as a header file. Allow the tool to
support this as well as collecting multiple microcode blocks into a
single update.
Signed-off-by: Simon Glass s...@chromium.org
---
Hi guys,
2014-11-24 23:10 GMT+01:00 Tom Rini tr...@ti.com:
On Tue, Nov 11, 2014 at 07:03:55PM +0100, Stefan Roese wrote:
We had the problem on an AM33xx platform, that SPL detected an
unsupported boot-device. But since this message is a debug message
it took a bit of time to really know,
Hi Jagan,
On Sat, Jan 24, 2015 at 6:34 PM, Bin Meng bmeng...@gmail.com wrote:
Hi Jagan,
On Mon, Jan 12, 2015 at 2:52 PM, Jagan Teki jagannadh.t...@gmail.com wrote:
On 12 January 2015 at 09:12, Bin Meng bmeng...@gmail.com wrote:
Hi Jagan,
On Wed, Dec 17, 2014 at 4:39 PM, Jagan Teki
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
The base address is found in a different way and the protection bit is also
in a different place. Otherwise it is very similar.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/spi/ich.c | 56
Hi Michal,
On 27.01.2015 14:43, Michal Simek wrote:
On Tue, Nov 11, 2014 at 07:03:55PM +0100, Stefan Roese wrote:
We had the problem on an AM33xx platform, that SPL detected an
unsupported boot-device. But since this message is a debug message
it took a bit of time to really
This patch adds support for the TZX-Q8-713B7 tablet as described at:
http://linux-sunxi.org/TZX-Q8-713B7
All the things that are expected to work are going just fine, even host USB OTG
with the MUSB driver worked with both storage and a USB keyboard.
The DRAM configuration was not directly
Signed-off-by: Paul Kocialkowski cont...@paulk.fr
---
board/sunxi/Kconfig| 4
board/sunxi/MAINTAINERS| 5 +
board/sunxi/Makefile | 1 +
configs/TZX-Q8-713B7_defconfig | 15 +++
4 files changed, 25 insertions(+)
create mode 100644
On 01/27/2015 05:02 PM, Tom Rini wrote:
On Tue, Jan 27, 2015 at 04:45:09PM +0100, Stefan Roese wrote:
Microblaze currently doesn't use printf in SPL. So this one line was the only
reference to it and resulted in the printf functionality to be pulled in.
Exceeding the 4k size limit. Lets
Hello Simon,
On 01/27/2015 04:13 AM, Simon Glass wrote:
Hi Przemyslaw,
On 26 January 2015 at 08:21, Przemyslaw Marczak p.marc...@samsung.com wrote:
This commit adjusts the s3c24x0 driver to new i2c api
based on driver-model. The driver supports standard
and high-speed i2c as previous.
Tested
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Use the new utility function instead of local code.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/usb/host/ehci-pci.c | 53
+
1 file changed, 1 insertion(+), 52
Hi,
I am working a customized PPC4040 board. One bootloader is running on this
and loading QNX image.
I am trying to load Linux Kernel on that board.
Is it possible to use U-boot bootm command directly on different bootloader
and load Linux?
Board_info and cmdline struct can be populated on
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
This board uses a new PCI ID.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/video/vesa_fb.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/video/vesa_fb.c b/drivers/video/vesa_fb.c
index
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
This board includes a few IDs we have not seen before.
Signed-off-by: Simon Glass s...@chromium.org
---
include/pci_ids.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/include/pci_ids.h b/include/pci_ids.h
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
There is an existing function prototype in the header file but it is not
implemented. Implement something similar.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/pci/pci.c | 38
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Some information has been gleaned on tools and procedures for porting
U-Boot to different x86 platforms. Add a few notes to start things off.
Signed-off-by: Simon Glass s...@chromium.org
---
Reviewed-by: Bin
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Add a driver which locates the available XHCI controllers on the PCI bus
and makes them available.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/usb/host/Makefile | 1 +
drivers/usb/host/xhci-pci.c | 60
On Mon, Jan 26, 2015 at 8:54 PM, sonic@gmail.com wrote:
From: Sonic Zhang sonic.zh...@analog.com
Board can define its own AXI burst length to improve DWMAC DMA
performance.
Signed-off-by: Sonic Zhang sonic.zh...@analog.com
---
drivers/net/designware.c |2 ++
On Tuesday, January 27, 2015 at 09:52:14 PM, Simon Glass wrote:
Hi Marek,
Hi!
On 27 January 2015 at 10:57, Marek Vasut ma...@denx.de wrote:
On Tuesday, January 27, 2015 at 02:23:04 AM, Simon Glass wrote:
Add a driver which locates the available XHCI controllers on the PCI bus
and makes
Hi Marek,
On 27 January 2015 at 10:57, Marek Vasut ma...@denx.de wrote:
On Tuesday, January 27, 2015 at 02:23:04 AM, Simon Glass wrote:
Add a driver which locates the available XHCI controllers on the PCI bus
and makes them available.
Signed-off-by: Simon Glass s...@chromium.org
Hi!
On Tuesday, January 27, 2015 at 09:53:01 PM, Simon Glass wrote:
Hi Marek,
Hi Simon,
On 27 January 2015 at 10:50, Marek Vasut ma...@denx.de wrote:
On Tuesday, January 27, 2015 at 02:23:03 AM, Simon Glass wrote:
Use the new utility function instead of local code.
Signed-off-by: Simon
Hi,
I was wondering if I could have any input on the patch below activating
hypervisor mode on TI OMAP5-based SoC. The patch essentially uses the
on-chip ROM code API to enable hypervisor mode on the primary A15 core
and goes in tandem with a Linux kernel patch recently accepted into
On Tue, Jan 27, 2015 at 01:56:12PM -0500, Frank Bormann wrote:
Hi,
I was wondering if I could have any input on the patch below activating
hypervisor mode on TI OMAP5-based SoC. The patch essentially uses the
on-chip ROM code API to enable hypervisor mode on the primary A15 core
and goes in
Hi Marek,
On 27 January 2015 at 10:50, Marek Vasut ma...@denx.de wrote:
On Tuesday, January 27, 2015 at 02:23:03 AM, Simon Glass wrote:
Use the new utility function instead of local code.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/usb/host/ehci-pci.c | 53
On Fr, 2014-12-19 at 12:39 +0800, Peng Fan wrote:
Calculate ecc strength according oobsize, but not hardcoded
which is not aligned with kernel driver
Signed-off-by: Peng Fan peng@freescale.com
Signed-off-by: Ye.Li b37...@freescale.com
---
drivers/mtd/nand/mxs_nand.c | 22
The sandbox driver will now generate response traffic to exercise the
ping command even when no network exists. This allows the basic data
pathways of the DM to be tested.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
drivers/net/sandbox.c | 75
First just add support for MAC drivers.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
common/board_r.c | 4 +-
common/cmd_bdinfo.c| 2 +
include/dm/uclass-id.h | 1 +
include/net.h | 23
net/eth.c | 320
Add basic network support to sandbox which includes a network driver.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
arch/sandbox/dts/sandbox.dts | 4 ++
drivers/net/Makefile | 2 +
drivers/net/sandbox.c| 91
This commit 904672e (lcd: refactor lcd console stuff into its
own file), which cause lcd console address is not initialized.
This patch initialize the lcd console use the default value,
will be update when splash screen is enabled.
Signed-off-by: Bo Shen voice.s...@atmel.com
---
Hi Tom,
If no
Hi Nikita Kiryanov,
On 01/27/2015 10:45 PM, Nikita Kiryanov wrote:
Can we use the following patch to fix this issue?
---8---
diff --git a/common/lcd.c b/common/lcd.c
index cc34b8a..1195a54 100644
--- a/common/lcd.c
+++ b/common/lcd.c
@@ -268,6 +268,7 @@ void lcd_clear(void)
Hi Simon,
On Tue, Jan 27, 2015 at 11:12 PM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 27 January 2015 at 01:59, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Tue, Jan 27, 2015 at 9:22 AM, Simon Glass s...@chromium.org wrote:
Sometimes microcode is delivered as a header file. Allow
Hi Simon,
On Tue, Jan 27, 2015 at 11:15 PM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 27 January 2015 at 05:20, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Since these board functions seem to be the same for all
Hi Rob,
On Wed, Jan 28, 2015 at 1:38 AM, Rob Herring robherri...@gmail.com wrote:
On Mon, Jan 26, 2015 at 7:23 PM, Simon Glass s...@chromium.org wrote:
On some hardware this time can be significant. Add bootstage support for
measuring this. The result can be obtained using 'bootstage report'
On 01/23/2015 03:44 PM, Masahiro Yamada wrote:
On Fri, 23 Jan 2015 15:34:08 +0800
Bo Shen voice.s...@atmel.com wrote:
+ Tom, Masahiro,
On 01/15/2015 10:03 AM, Bo Shen wrote:
When build for Atmel related boards which support SPL,
it will generate boot.bin, also clean when it when do
make
Hi Simon,
On Tue, Jan 27, 2015 at 9:22 AM, Simon Glass s...@chromium.org wrote:
This series adds support for the Intel Minnowboard Max (called Minnowmax
for short). Along the way a few refactors and additions are made:
- The Intel Firmware Support Package support is moved from queensbay to a
Show also return address from exception which should
suggest where the problem is.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/exception.c | 2 ++
arch/microblaze/include/asm/asm.h | 4
2 files changed, 6 insertions(+)
diff --git
Do not save registers below r1 stack pointer because
it is not checked by stack undeflow is not able to detect
it.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/irq.S | 121 +++---
1 file changed, 60 insertions(+), 61
Just coding style cleanup - no functional changes.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/exception.c | 33 +
1 file changed, 17 insertions(+), 16 deletions(-)
diff --git a/arch/microblaze/cpu/exception.c
No functional changes just to pass checkpatch.pl.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/interrupts.c | 16
1 file changed, 8 insertions(+), 8 deletions(-)
diff --git a/arch/microblaze/cpu/interrupts.c b/arch/microblaze/cpu/interrupts.c
It is not used at all that's why remove it.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/start.S | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/microblaze/cpu/start.S b/arch/microblaze/cpu/start.S
index 84c29e54091e..e0e3470a181a 100644
DTB is added to rodata section:
[ 2] .rodata PROGBITS84c5b60c 05c60c 00c618 00 A
0 0 4
[ 3] .dtb.init.rodata PROGBITS84c67c30 068c30 003c80 00 A
0 0 16
[ 4] .rela.dyn RELA84c6b8b0 06c8b0 000534 0c A
0 0 4
[ 5] .data
Do not use specific macros for debugging.
Also remove compilation warning:
w+../arch/microblaze/cpu/interrupts.c: In function 'interrupt_handler':
w+../arch/microblaze/cpu/interrupts.c:153:2: warning: format '%x'
expects argument of type 'unsigned int', but argument 2 has type 'void
(*)(void *)'
Do not use microblaze specific interrupt init function.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/interrupts.c | 2 +-
arch/microblaze/include/asm/microblaze_intc.h | 2 --
arch/microblaze/lib/board.c | 2 +-
3 files changed, 2
Add one more debug message about enabling global interrupts.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/interrupts.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/microblaze/cpu/interrupts.c b/arch/microblaze/cpu/interrupts.c
index
Hi Bin,
On 27 January 2015 at 01:59, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Tue, Jan 27, 2015 at 9:22 AM, Simon Glass s...@chromium.org wrote:
Sometimes microcode is delivered as a header file. Allow the tool to
support this as well as collecting multiple microcode blocks into a
On Tue, Jan 27, 2015 at 02:43:57PM +0100, Michal Simek wrote:
Hi guys,
2014-11-24 23:10 GMT+01:00 Tom Rini tr...@ti.com:
On Tue, Nov 11, 2014 at 07:03:55PM +0100, Stefan Roese wrote:
We had the problem on an AM33xx platform, that SPL detected an
unsupported boot-device. But since
On Mon, Jan 26, 2015 at 08:32:41PM +0100, Hans de Goede wrote:
Hi,
On 26-01-15 16:18, Tom Rini wrote:
On Fri, Jan 23, 2015 at 09:54:12AM +0100, Hans de Goede wrote:
Hi,
On 22-01-15 22:03, Tom Rini wrote:
On Thu, Jan 22, 2015 at 08:10:06PM +0100, Hans de Goede wrote:
Hi,
On 22-01-15
Hi Bin,
On 27 January 2015 at 05:20, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Since these board functions seem to be the same for all boards which use
FSP, move them into a common file. We can adjust this later if
On 27.01.2015 15:22, Tom Rini wrote:
We had the problem on an AM33xx platform, that SPL detected an
unsupported boot-device. But since this message is a debug message
it took a bit of time to really know, where the hangup in SPL
resulted from. So let's change this debug message to a printf
and
2015-01-27 15:38 GMT+01:00 Stefan Roese s...@denx.de:
On 27.01.2015 15:22, Tom Rini wrote:
We had the problem on an AM33xx platform, that SPL detected an
unsupported boot-device. But since this message is a debug message
it took a bit of time to really know, where the hangup in SPL
resulted
Hi Bo,
On 01/26/2015 07:55 AM, Bo Shen wrote:
Hi Nikita Kiryanov,
+ Andreas, Tom
On 01/23/2015 09:20 AM, Bo Shen wrote:
Hi Nikita Kiryanov,
On 01/22/2015 09:10 PM, Nikita Kiryanov wrote:
Hi Bo,
On 01/21/2015 06:37 AM, Bo Shen wrote:
This commit 904672e (lcd: refactor lcd console stuff
2015-01-20 0:34 GMT+01:00 Simon Glass s...@chromium.org:
Hi Andreas,
On 19 January 2015 at 16:29, Andreas Bießmann
andreas.de...@googlemail.com wrote:
This is required for architectures still need manual relocation like
avr32, mk68
and others.
Signed-off-by: Andreas Bießmann
Microblaze target supports both OF and !OF cases
and from log is not clear which version is running.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
common/cmd_bdinfo.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/common/cmd_bdinfo.c b/common/cmd_bdinfo.c
index
Setup gd from ASM to be availalbe for board_init_r.
Setting it up in spl_board_init is too late when
MALLOC is used.
Space for gd is located behind MALLOC area at the end of BRAM.
Signed-off-by: Michal Simek michal.si...@xilinx.com
---
arch/microblaze/cpu/spl.c | 2 --
For now this simply addresses the MAC part of the network hardware.
The next part to implement is the PHY children. I wanted to get early
feedback on what I have so far to make sure I'm going in the direction
that Simon envisioned.
Joe Hershberger (7):
net: Provide a function to get the
The current implementation exposes the eth_device struct to code that
needs to access the MAC address. Add a wrapper function for this to
abstract away the pointer for this operation.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
arch/mips/cpu/mips32/au1x00/au1x00_eth.c | 2 +-
Move some things around and organize things so that the driver model
implementation will fit in more easily.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
include/net.h | 63 +
net/eth.c | 75
Hi Scott,
I waffled about removing it, but leaned towards leaving it in because:
- I didn't want to change the existing U-Boot behavior for other
users. A google of 'u-boot nand write' shows a lot of examples that
don't include verification of writes, and they should if we remove
On Monday, January 26, 2015 at 06:44:14 PM, Steve Rae wrote:
[...]
No, unless there's a convincing technical argument that the currently
mainline DWC2 gadget driver (the s3c one) can absolutelly not be used
for the broadcom SoC, I want to avoid having two drivers for the same
IP core in
On Tue, Dec 9, 2014 at 7:21 AM, Simon Glass s...@chromium.org wrote:
Kconfig has been available for a while but there are still driver model
CONFIG options. Move all of these to Kconfig.
This patch isn't final - I need to wait until the SPL series can be fully
applied, which is in turn
Make it clear that the helper is checking the addr, not setting it.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
net/eth.c | 13 -
1 file changed, 4 insertions(+), 9 deletions(-)
diff --git a/net/eth.c b/net/eth.c
index eac4f7b..65e8c77 100644
--- a/net/eth.c
+++
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1:
- new since RFC
include/configs/atstk1002.h |4
1 file changed, 4 insertions(+)
diff --git a/include/configs/atstk1002.h b/include/configs/atstk1002.h
index 9e58238..a9c064a 100644
---
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1: None
include/configs/grasshopper.h |4
1 file changed, 4 insertions(+)
diff --git a/include/configs/grasshopper.h b/include/configs/grasshopper.h
index 83f0ed2..54eb977 100644
---
Prefix mmu.h PAGE_xxx definitions with MMU_ in order to prevent a naming
conflict with other definitions.
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1:
- new since RFC
arch/avr32/cpu/at32ap700x/mmu.c |8
This is required for architectures still need manual relocation like avr32, m68k
microblaze and maybe others.
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
Reviewed-by: Simon Glass s...@chromium.org
Tested-by: Michal Simek michal.si...@xilinx.com
---
Changes in v1: None
cpu_mmc_init() is required by the init sequence to have a working MMC interface
on avr32. This will not be included in the binary if we omit the avr32 board.c
when building the generic board.
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1:
- new since RFC
Masahiro,
Do you mind to add aarch64 support for checkstack.pl?
$ make checkstack
/opt/linaro/gcc-linaro-aarch64-linux-gnu-4.8-2013.12_linux/bin/aarch64-linux-gnu-objdump
-d u-boot $(find . -name u-boot-spl) | \
perl ./scripts/checkstack.pl aarch64
wrong or unknown architecture aarch64
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1: None
arch/avr32/include/asm/dma-mapping.h |7 -
arch/avr32/lib/board.c | 51 --
include/configs/atngw100.h |1 -
include/configs/atngw100mkii.h
Signed-off-by: Andreas Bießmann andreas.de...@googlemail.com
---
Changes in v1: None
arch/avr32/cpu/cpu.c|2 +-
arch/avr32/include/asm/u-boot.h |2 ++
arch/avr32/lib/board.c |2 +-
3 files changed, 4 insertions(+), 2 deletions(-)
diff --git
Many of the functions in net.h were preceded extern needlessly. Removing
them to limit the number of checkpatch.pl complaints.
Signed-off-by: Joe Hershberger joe.hershber...@ni.com
---
include/net.h | 96 +--
1 file changed, 48
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
This setting will be used by more than just ivybridge so make it common.
Signed-off-by: Simon Glass s...@chromium.org
---
arch/x86/Kconfig | 12
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Since we must run a PCI BIOS ROM, and this can take a calamitous amount of
time, measure it using bootstage.
Signed-off-by: Simon Glass s...@chromium.org
---
drivers/video/vesa_fb.c | 2 ++
1 file changed, 2
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Rather than requiring the Makefile to be modified, provide a build option to
enable the ROM to be built.
We cannot do this by default since it requires binary blobs. Without these
the build will fail.
On Mon, Jan 26, 2015 at 12:51:40PM -0700, Simon Glass wrote:
Hi Tom,
The following changes since commit 37b608a52dcb13312a4f7ccea199cd6bac76d298:
powerpc: remove icecube_5200, Lite5200, cpci5200, mecp5200, pf5200
(2015-01-23 16:56:09 -0500)
are available in the git repository at:
It turns out that the device_mode_data is rsn specific, rather then slave
specific, so integrate the rsb_set_device_mode() call into rsb_init().
Signed-off-by: Hans de Goede hdego...@redhat.com
---
arch/arm/cpu/armv7/sunxi/rsb.c| 11 ---
arch/arm/include/asm/arch-sunxi/rsb.h | 4
Add support for the A80 to the rsb code.
Signed-off-by: Hans de Goede hdego...@redhat.com
---
arch/arm/cpu/armv7/sunxi/Makefile | 2 ++
arch/arm/cpu/armv7/sunxi/rsb.c | 11 +++
arch/arm/include/asm/arch-sunxi/cpu_sun9i.h | 5 +++--
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
If the BIOS emulator is not available, allow use of native execution if
available, and vice versa. This can be controlled by the caller.
Signed-off-by: Simon Glass s...@chromium.org
---
Reviewed-by: Bin Meng
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Signed-off-by: Simon Glass s...@chromium.org
---
Nice to see the existing FSP support codes are common for new platforms.
Reviewed-by: Bin Meng bmeng...@gmail.com
Tested-by: Bin Meng bmeng...@gmail.com
On Sun, Jan 25, 2015 at 11:42:24PM +, Luka Perkov wrote:
Hi Albert,
this series contains pending kirkwood patches that have been posted on
the mailing list for some time now.
The following changes since commit 37b608a52dcb13312a4f7ccea199cd6bac76d298:
powerpc: remove
On Mon, Jan 26, 2015 at 11:12:34AM +0100, Andreas Bießmann wrote:
The following changes since commit ab77f24119e80257de4ab017b877f92f96980562:
Merge branch 'master' of git://git.denx.de/u-boot-ti (2015-01-16 10:25:01
-0500)
are available in the git repository at:
On Sat, Jan 24, 2015 at 09:44:14AM -0600, York Sun wrote:
Tom,
The following changes since commit 37b608a52dcb13312a4f7ccea199cd6bac76d298:
powerpc: remove icecube_5200, Lite5200, cpci5200, mecp5200, pf5200
(2015-01-23
16:56:09 -0500)
are available in the git repository at:
On Mon, Jan 26, 2015 at 09:09:11AM +0100, Michal Simek wrote:
Hi Tom,
here is the second pull request for Zynq.
I have tested all patches by buildman(log below) with a kernel toolchain
[u-boot]$ arm-unknown-linux-gnueabi-gcc --version
arm-unknown-linux-gnueabi-gcc (GCC) 4.6.3
Copyright
Hi Simon,
On Tue, Jan 27, 2015 at 9:23 AM, Simon Glass s...@chromium.org wrote:
Since these board functions seem to be the same for all boards which use
FSP, move them into a common file. We can adjust this later if future FSPs
need more flexibility.
Signed-off-by: Simon Glass
Hi Simon,
On 01/28/2015 01:09 PM, Simon Glass wrote:
Hi,
On 15 January 2015 at 23:09, Joonyoung Shim jy0922.s...@samsung.com wrote:
Hi,
On 01/16/2015 02:48 PM, Akshay Saraswat wrote:
We planned to fetch peripheral rate through one generic API per
peripheral. These generic peripheral
Hello Lubomir,
Am 24.11.2014 17:00, schrieb Lubomir Popov:
I2C chips do exist that require a write of some multi-byte data to occur in
a single bus transaction (aka atomic transfer), otherwise either the write
does not come into effect at all, or normal operation of internal circuitry
cannot be
On Wed, Jan 28, 2015 at 1:13 PM, Simon Glass s...@chromium.org wrote:
This is a relatively low-cost x86 board in a small form factor. The main
peripherals are uSD, USB, HDMI, Ethernet and SATA. It uses an Atom 3800
series CPU. So far only the dual core 2GB variant is supported.
This uses the
Hi Suriyan,
On 01/23/2015 10:46 AM, Suriyan Ramasami wrote:
On Thu, Jan 22, 2015 at 9:51 AM, Kevin Hilman khil...@kernel.org wrote:
Suriyan Ramasami suriya...@gmail.com writes:
Hello Kevin,
On Wed, Jan 21, 2015 at 4:54 PM, Kevin Hilman khil...@kernel.org wrote:
Hi Surijan,
Suriyan
Hi Joonyoung,
On 27 January 2015 at 21:46, Joonyoung Shim jy0922.s...@samsung.com wrote:
Hi Simon,
On 01/28/2015 01:09 PM, Simon Glass wrote:
Hi,
On 15 January 2015 at 23:09, Joonyoung Shim jy0922.s...@samsung.com wrote:
Hi,
On 01/16/2015 02:48 PM, Akshay Saraswat wrote:
We planned to
On 27 January 2015 at 08:40, Peter Tyser pty...@xes-inc.com wrote:
On Mon, 2015-01-26 at 22:21 -0700, Simon Glass wrote:
Hi Peter,
On 26 January 2015 at 10:42, Peter Tyser pty...@xes-inc.com wrote:
When run with the --dry-run argument patman prints out information
showing what it would
Hi,
On 27 January 2015 at 18:20, Bin Meng bmeng...@gmail.com wrote:
Hi Rob,
On Wed, Jan 28, 2015 at 1:38 AM, Rob Herring robherri...@gmail.com wrote:
On Mon, Jan 26, 2015 at 7:23 PM, Simon Glass s...@chromium.org wrote:
On some hardware this time can be significant. Add bootstage support for
1 - 100 of 192 matches
Mail list logo
