Instead of implementing redundant environments in two very similar
functions env_sf_save(), handle redundancy in one function, placing the
few differences in appropriate pre-compiler sections depending on config
option CONFIG_ENV_OFFSET_REDUND.
Additionally, several checkpatch complaints were
From: Takahiro Kuwano
Fixes mode clocks for SPINOR_OP_READ_FAST_4B and volatile QE bit in tiny.
The volatile QE bit function, spansion_quad_enable_volatile() supports
dual/quad die package parts, by taking 'die_size' parameter that is used
to iterate register update for all dies in the device.
From: Takahiro Kuwano
Add nor->setup() and fixup hooks to overwrite:
- volatile QE bit
- the ->ready() hook for dual/quad die package parts
- overlaid erase
- spi_nor_flash_parameter
- mtd_info
Signed-off-by: Takahiro Kuwano
---
drivers/mtd/spi/spi-nor-core.c | 108
From: Takahiro Kuwano
Cypress chips support SPINOR_OP_EN4B(B7h)/SPINOR_OP_EX4B(E9h) to
enable/disable 4-byte addressing mode.
Signed-off-by: Takahiro Kuwano
---
drivers/mtd/spi/spi-nor-core.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/mtd/spi/spi-nor-core.c
From: Takahiro Kuwano
Some of Spansion/Cypress chips have overlaid 4KB sectors at top and/or
bottom, depending on the device configuration, while U-Boot supports
uniform sector layout only. This patch adds an erase hook that emulates
uniform sector layout.
Signed-off-by: Takahiro Kuwano
---
From: Takahiro Kuwano
For dual/quad die package devices from Spansion/Cypress, the device's
status needs to be checked by reading status registers in all dies, by
using Read Any Register command. To support this, a Flash specific hook
that can overwrite the legacy status check is needed.
The
From: Takahiro Kuwano
Some of Spansion/Cypress chips support volatile version of configuration
registers and it is recommended to update volatile registers in the field
application due to a risk of the non-volatile registers corruption by
power interrupt. This patch adds a function to set Quad
From: Takahiro Kuwano
Some of Spansion/Cypress chips support Read/Write Any Register commands.
These commands are mainly used to write volatile registers and access to
the registers in second and subsequent die for multi-die package parts.
The Read Any Register instruction (65h) is followed by
From: Takahiro Kuwano
The S25HL-T/S25HS-T family is the Cypress Semper Flash with Quad SPI.
The datasheets can be found in the following links.
https://www.cypress.com/file/424146/download (256Mb/512Mb/1Gb, single die)
https://www.cypress.com/file/499246/download (2Gb/4Gb, dual/quad die)
From: Takahiro Kuwano
This patch adds Cypress manufacturer ID (34h) definition.
Signed-off-by: Takahiro Kuwano
---
include/linux/mtd/spi-nor.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/linux/mtd/spi-nor.h b/include/linux/mtd/spi-nor.h
index 5842e9d6ee..89e7a4fdcd 100644
---
From: Takahiro Kuwano
The S25HL-T/S25HS-T family is the Cypress Semper Flash with Quad SPI.
The datasheets can be found in the following links.
https://www.cypress.com/file/424146/download (256Mb/512Mb/1Gb, single die)
https://www.cypress.com/file/499246/download (2Gb/4Gb, dual/quad die)
When run meminfo command, it's displayed wrong memory information.
Because some boards are that gd->ram_size is reassigned to other value
in board file.
Additionally, display a memory bank information.
On 4G RPI4 target
- Before
U-Boot> meminfo
DRAM: 948MiB
- After
U-Boot> meminfo
On Fri, Jan 08, 2021 at 01:17:33PM -0600, Alexandru Gagniuc wrote:
> fdt_add_bignum() is useful for algorithms other than just RSA. To
> allow its use for ECDSA, move it to a common file under lib/.
>
> The new file is suffixed with '-libcrypto' because it has a direct
> dependency on openssl.
On Thu, Jan 14, 2021 at 12:35:35PM -0800, Joel Peshkin wrote:
> Add support for stack protector for UBOOT, SPL, and TPL
> as well as new pytest for stackprotector
>
> Signed-off-by: Joel Peshkin
> Reviewed-by: Heinrich Schuchardt
Oddly enough this cases a number of the TPM2 tests to fail on
Config allows to disable printing contents of fitImage to optimize boottime.
Signed-off-by: Ravik Hasija
Reviewed-by: Simon Glass
---
Changes for v2:
- updated macro to check for CONFIG
- fixed comment to reflect correct condition check
---
common/Kconfig.boot | 6 ++
Config allows to disable printing contents of fitImage to optimize boottime.
Signed-off-by: Ravik Hasija
Reviewed-by: Simon Glass
---
Changes for v2:
- updated macro to check for CONFIG
- fixed comment to reflect correct condition check
---
common/Kconfig.boot | 6 ++
Hi Stefano,
Thank you for the offer!
What are the advantages of hosting the meeting on a private server?
Regards,
Simon
On Thu, 21 Jan 2021 at 01:14, Stefano Babic wrote:
>
> Hi Simon, Tom,
>
> On 20.01.21 16:05, Marek Vasut wrote:
> > On 1/20/21 12:44 AM, Simon Glass wrote:
> >> Hi Marek,
>
Hi,
I have updated the invitation to include a jitsi call. We can try that
and fall back to Google Meet if something goes wrong.
I have also added a call in Asia timezone. Please see the notes[1] for details.
Regards,
Simon
[1]
On 1/27/21 9:19 PM, Gary Bisson wrote:
Fixes issues when switching from GPT to MBR partition tables.
This does not catch all cases of changing the MBR. See function
write_mbr_partitions() with writes both the MBR and EBRs (if applicable).
Android devices typically have more than 4 partitions.
The load command should not silently return to the console prompt if an
invalid block device is specified and no file is loaded.
Signed-off-by: Heinrich Schuchardt
---
fs/fs.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/fs/fs.c b/fs/fs.c
index 68a15553cc..0c8f577a79
If the exception cannot be raised, the command returns.
Currently the return values are not all the same.
Remove the sub-chapter 'Return value'
Signed-off-by: Heinrich Schuchardt
---
doc/usage/exception.rst | 5 -
1 file changed, 5 deletions(-)
diff --git a/doc/usage/exception.rst
Fixes issues when switching from GPT to MBR partition tables.
Signed-off-by: Gary Bisson
---
Hi,
Sending this patch as a follow-up to the other one [1] doing the same
thing for GPT write.
Let me know if you have any questions.
Regards,
Gary
[1]
On Mon, Jan 25, 2021 at 05:34:05PM +0100, Nicolas Saenz Julienne wrote:
> On Sat, 2021-01-23 at 19:03 -0700, Simon Glass wrote:
> > Hi Nicolas,
> >
> > On Wed, 20 Jan 2021 at 07:05, Nicolas Saenz Julienne
> > wrote:
> > >
> > > stdio_valid() will confirm that a struct stdio_dev pointer is
Man-page for load command.
Signed-off-by: Heinrich Schuchardt
---
doc/usage/index.rst | 1 +
doc/usage/load.rst | 74 +
2 files changed, 75 insertions(+)
create mode 100644 doc/usage/load.rst
diff --git a/doc/usage/index.rst b/doc/usage/index.rst
On Wed, Jan 27, 2021 at 05:02:15PM +0100, Stefan Roese wrote:
> Hi Tom,
>
> please pull the first batch of Marvell MVEBU related patches. Here the
> summary log:
>
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Wed, Jan 27, 2021 at 02:42:39PM +0100, Heinrich Schuchardt wrote:
> Dear Tom,
>
> The following changes since commit e262b2973e22174da666038514d17f0f7171466b:
>
> Merge https://gitlab.denx.de/u-boot/custodians/u-boot-sunxi
> (2021-01-25 19:46:02 -0500)
>
> are available in the Git
On Wed, Jan 20, 2021 at 09:54:53AM +0100, Neil Armstrong wrote:
> This adds support for specifying FDT overlays in an extlinux/pxelinux
> configuration file.
>
> Without this, there is no simple way to apply overlays when the kernel
> and fdt is loaded by the pxe command.
>
> This change adds
On Sun, Jan 17, 2021 at 12:16:16AM +0100, Marek Vasut wrote:
> The phydev structure has a PHY OF node pointer in it, use that OF node
> first when looking up PHY OF node properties, since that is likely the
> correct PHY OF node pointer. If the pointer is not valid, which is the
> case e.g. on
On Thu, Jan 14, 2021 at 01:34:13PM -0800, Alex Nemirovsky wrote:
> Add CA Ethernet support for the Cortina Access
> Presidio Engineering Board
>
> Signed-off-by: Alex Nemirovsky
> CC: Tom Rini
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Thu, Jan 14, 2021 at 01:34:12PM -0800, Alex Nemirovsky wrote:
> From: Abbie Chang
>
> Add phy driver support for MACs embedded inside Cortina Access SoCs
>
> Signed-off-by: Abbie Chang
> Signed-off-by: Alex Nemirovsky
>
> CC: Joe Hershberger
> CC: Tom Rini
> CC: Aaron Tseng
>
> Moved
On Thu, Jan 14, 2021 at 01:34:11PM -0800, Alex Nemirovsky wrote:
> From: Aaron Tseng
>
> Add Cortina Access Ethernet device driver for CA SoCs.
> This driver supports both legacy and DM_ETH network models.
>
> Signed-off-by: Aaron Tseng
> Signed-off-by: Alex Nemirovsky
> Signed-off-by:
On Mon, Dec 21, 2020 at 02:44:39PM +1100, Yang Liu wrote:
> Should not init eth device when doing ping in netconsole.
>
> Signed-off-by: Yang Liu
> Cc: Joe Hershberger
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Mon, Nov 16, 2020 at 06:02:30PM +0100, Stefan Roese wrote:
> Add some missing address translations from virtual address in local DRAM
> to physical address, which is needed for the DMA transactions to work
> correctly.
>
> This issue was detected while testing the e1000 driver on the MIPS
>
On Mon, Nov 16, 2020 at 06:02:29PM +0100, Stefan Roese wrote:
> Using (dm_)pci_virt_to_mem() is incorrect to translate the virtual
> address in local DRAM to a physical address. The correct macro here
> is virt_to_phys() so switch to using this macro.
>
> As virt_to_bus() is now not used any
On Mon, Nov 16, 2020 at 06:02:28PM +0100, Stefan Roese wrote:
> bus_to_phys() is defined but not referenced at all. This patch removes
> it completely.
>
> Signed-off-by: Stefan Roese
> Cc: Joe Hershberger
> Cc: Aaron Williams
> Cc: Chandrakala Chavva
Applied to u-boot/master, thanks!
--
Hi,
On 1/8/21 8:17 PM, Alexandru Gagniuc wrote:
fdt_add_bignum() is useful for algorithms other than just RSA. To
allow its use for ECDSA, move it to a common file under lib/.
The new file is suffixed with '-libcrypto' because it has a direct
dependency on openssl. This is due to the use of
Hi,
On 1/8/21 8:17 PM, Alexandru Gagniuc wrote:
rsa-checksum.c sontains the hash_calculate() implementations. Despite
the "rsa-" file prefix, this function is useful for other algorithms.
To prevent confusion, move this file to lib/crypto, and rename it to
Today the file is moved in lib and
On 1/27/21 7:33 AM, AKASHI Takahiro wrote:
On Tue, Jan 26, 2021 at 04:08:13PM +0100, Heinrich Schuchardt wrote:
On 26.01.21 14:56, Gary Bisson wrote:
Fixes fastboot issues when switching from mbr to gpt partition tables.
Signed-off-by: Gary Bisson
---
Hi,
I hesitated calling this a RFC as
Vladimir,
> -Original Message-
> From: Vladimir Oltean
> Sent: Wednesday, January 27, 2021 9:20 PM
> To: Wasim Khan (OSS)
> Cc: u-boot@lists.denx.de; s...@chromium.org; bmeng...@gmail.com;
> mario@gdsys.cc; bharat.go...@broadcom.com;
> rayagonda.kokata...@broadcom.com;
Document slew-rate DT binding for SAMA7G5.
Signed-off-by: Claudiu Beznea
---
doc/device-tree-bindings/pinctrl/atmel,at91-pio4-pinctrl.txt | 7 ---
1 file changed, 4 insertions(+), 3 deletions(-)
diff --git a/doc/device-tree-bindings/pinctrl/atmel,at91-pio4-pinctrl.txt
Hi,
This series adds support for slew rate on AT91 PIO4 driver.
The support is enabled on SAMA7G5.
Thank you,
Claudiu Beznea
Claudiu Beznea (2):
dt-bindings: pinctrl: at91-pio4: add slew-rate
pinctrl: at91-pio4: add support for slew-rate
arch/arm/mach-at91/include/mach/atmel_pio4.h
SAMA7G5 supports slew rate configuration. Adapt the driver for this.
For switching frequencies lower than 50MHz the slew rate needs to
be enabled. Since most of the pins on SAMA7G5 fall into this category
enabled the slew rate by default.
Signed-off-by: Claudiu Beznea
---
Hi Patrick,
I believe that the first two patches in this series can be replicated
with [1]. For example, if you currently use FASTBOOT_MMC_BOOT_SUPPORT
with FASTBOOT_MMC_BOOT1_NAME set to "mmc0boot1", leading to commands
like
$ fastboot erase mmc0boot1
You could instead do
$ fastboot erase
From: Konstantin Porotchkin
While the SPI controller speed is defined by DTS, the maximum
slave speed (connected devices) is limited by the pre-defined
configuration value CONFIG_SF_DEFAULT_SPEED to 1MHz
This patch increases this maximum SPI slave device speed to 40MHz
Change-Id:
Hi Tom,
please pull the first batch of Marvell MVEBU related patches. Here the
summary log:
- Espressobin: Disable slot when emmc is not present (Pali)
- DS414; config header cleanup (Phil)
- PCI: auto-config enhancement (Phil)
-
The set_speed() callback should configure the bus speed, make it so.
Signed-off-by: Marek Vasut
Cc: Jagan Teki
Cc: Stefano Babic
---
drivers/spi/mxc_spi.c | 5 -
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/drivers/spi/mxc_spi.c b/drivers/spi/mxc_spi.c
index
More C files do not use compile time timestamp macros and do not have to be
recompiled every time when SOURCE_DATE_EPOCH changes.
This patch moves version_string[] from version.h to version_string.h and
updates other C files which only needs version_string[] string to include
version_string.h
Wasim,
On Tue, Jan 12, 2021 at 10:05:07AM +0100, Wasim Khan wrote:
> From: Wasim Khan
>
> GIC_V3_ITS uses UCLASS_IRQ driver. Update Kconfig to select
> IRQ when GIC_V3_ITS is enabled.
>
> Signed-off-by: Wasim Khan
> ---
While this fixes my U-Boot booting issue on NXP LS1028A-RDB (thank you for
In case MMC has MBR system and fastboot writes GPT,
MMC is still recognized as MBR.
Invoke part_init() to purge cached data and update
information about partition table type.
Signed-off-by: Roman Stratiienko
---
CC: Lukasz Majewski ,
CC: Patrick Delaunay ,
CC: Fabien Parent ,
CC: Filip Brozovic
On Tue, Jan 12, 2021 at 10:05:07AM +0100, Wasim Khan wrote:
> From: Wasim Khan
>
> GIC_V3_ITS uses UCLASS_IRQ driver. Update Kconfig to select
> IRQ when GIC_V3_ITS is enabled.
>
> Signed-off-by: Wasim Khan
> ---
Tested-by: Vladimir Oltean
On Tue, Jan 12, 2021 at 10:05:06AM +0100, Wasim Khan wrote:
> From: Wasim Khan
>
> UCLASS_IRQ driver is not Intel specific. Make CONFIG_IRQ
> selectable for all platfroms.
>
> Signed-off-by: Wasim Khan
> ---
Tested-by: Vladimir Oltean
Header file version.h includes also autogenerated file timestamp.h which
is recompiled on every time when SOURCE_DATE_EPOCH change.
Tools do not use build time therefore they do not have to include
timestamp.h file.
This change prevents recompiling tools every time when SOURCE_DATE_EPOCH
No version information is used in armv8/fwcall.c therefore do not include
version.h header file. This change prevents recompiling fwcall.o when
SOURCE_DATE_EPOCH changes.
Signed-off-by: Pali Rohár
---
arch/arm/cpu/armv8/fwcall.c | 1 -
1 file changed, 1 deletion(-)
diff --git
Hi,
On 1/20/21 2:42 PM, Patrice Chotard wrote:
In case of big area read/write on spi nand, watchdog timeout may occurs.
To fix that, add WATCHDOG_RESET() in spinand_mtd_read() and
spinand_mtd_write() to ensure that watchdog is reset.
Signed-off-by: Patrice Chotard
---
Hi Joao,
On Wed, 25 Nov 2020 at 01:58, Richard Genoud wrote:
>
> Hi,
>
> Le 20/11/2020 à 02:35, Tom Rini a écrit :
> > On Tue, Nov 03, 2020 at 12:11:25PM +0100, Richard Genoud wrote:
> >
> >> The code for reading a fragmented file is not functionnal.
> >> It's better to signal this to the user.
Hi Patrice,
On 1/20/21 2:42 PM, Patrice Chotard wrote:
In case of big area erased on nand, watchdog timeout may occurs.
To fix that, add WATCHDOG_RESET() in nanddev_mtd_erase() to ensure that
watchdog is reset.
Signed-off-by: Patrice Chotard
---
drivers/mtd/nand/core.c | 2 ++
1 file
Hi Patrice
On 1/20/21 2:42 PM, Patrice Chotard wrote:
In case of reading large area and memory-map mode is misconfigured
(memory-map size declared lower than the real size of the memory chip)
watchdog can be triggered.
Add WATCHDOG_RESET() in _stm32_qspi_read_fifo to fix it.
Issue reproduced
Hi Patrice,
On 1/20/21 2:42 PM, Patrice Chotard wrote:
In case of big area write/erase on spi nor, watchdog timeout may occurs.
Issue reproduced on stm32mp157c-ev1 with following commands:
sf write 0xC000 0 0x300
or
sf erase 0 0x100
Signed-off-by: Patrice Chotard
---
On Wed, Jan 27, 2021 at 02:09:48PM +0100, Wasim Khan wrote:
> From: Wasim Khan
>
> Sometimes it is useful to boot OS with already fixed-up
> device tree. Check for env variable 'skip_board_fixup'
> before calling ft_board_setup().
> Current behaviour is unchanged, additionally user can
> set
Hi Patrice,
On 1/20/21 1:43 PM, Patrice Chotard wrote:
Instead of redefining a pin's name size, use PINNAME_SIZE defined
in include/dm/pinctrl.h
Signed-off-by: Patrice Chotard
---
drivers/pinctrl/pinctrl-stmfx.c | 7 +++
1 file changed, 3 insertions(+), 4 deletions(-)
Reviewed-by:
Hi Patrice,
On 1/20/21 1:43 PM, Patrice Chotard wrote:
pin-controller pin's name must be equal to pin's name used in device
tree with "pins" DT property.
Issue detected on stm32mp157c-ev1 board with goodix touchscreen.
In DT, the goodix's pin is declared in DT with the node:
On Wed, 27 Jan 2021 14:47:58 +0100
David Sterba wrote:
> If it's a series then please mention u-boot in the cover letter, no need
> to change the patches, I'll go check CC if I'm too confused about the
> patch.
I would suggest using subject prefix [PATCH u-boot]
On Wed, Jan 27, 2021 at 08:14:31PM +0800, Qu Wenruo wrote:
>
>
> On 2021/1/27 下午8:01, David Sterba wrote:
> > On Wed, Jan 27, 2021 at 10:42:30AM +0100, matthias@kernel.org wrote:
> >> From: Matthias Brugger
> >>
> >> Since commit 565a4147d17a ("fs: btrfs: Add more checksum algorithms")
> >>
Update the code and the configs for eMMC boot and userdata
partitions acces
- FASTBOOT_MMC_BOOT_SUPPORT: boot partition 1 and 2 (erase/write)
- FASTBOOT_MMC_BOOT1_NAME: boot partition 1, default name="mmc0boot0"
- FASTBOOT_MMC_BOOT2_NAME: boot partition 2, default name="mmc0boot1"
This patch also
Split userdata and boot partition support for eMMC update
and correct the description (update is supported).
The new configuration CONFIG_FASTBOOT_MMC_USER_SUPPORT
allows to activate support of userdata partition update,
based on target name=CONFIG_FASTBOOT_MMC_USER_NAME
This patch also removes
Hi,
It is a rebased V2 version of the serie [1].
This serie adds a lot of new #if and doesn't respect the last
U-Boot coding rules with 14 warnings detected by checkpatch:
warning: Use 'if (IS_ENABLED(CONFIG...))'
instead of '#if or #ifdef' where possible
But I chose to copy the
Add command oem bootbus which executes the command
``mmc bootbus `` on the current fastboot mmc device
( = CONFIG_FASTBOOT_FLASH_MMC_DEV) to set the eMMC boot
configuration on first update, with
= boot_bus_width reset_boot_bus_width boot_mode
$> fastboot oem bootbus:
Signed-off-by: Patrick
Add fastboot command oem partconf which executes the command
``mmc partconf 0`` on the current mmc device
to configure the eMMC boot partition with
: boot_ack boot_partition, so the command is:
$> fastboot oem partconf:
The partition_access argument is forced to 0 (userdata)
Signed-off-by:
Dear Tom,
The following changes since commit e262b2973e22174da666038514d17f0f7171466b:
Merge https://gitlab.denx.de/u-boot/custodians/u-boot-sunxi
(2021-01-25 19:46:02 -0500)
are available in the Git repository at:
https://gitlab.denx.de/u-boot/custodians/u-boot-efi.git
From: Wasim Khan
Sometimes it is useful to boot OS with already fixed-up
device tree. Check for env variable 'skip_board_fixup'
before calling ft_board_setup().
Current behaviour is unchanged, additionally user can
set skip_board_fixup to 1 to skip the fixup.
Signed-off-by: Wasim Khan
---
On Thu, Jan 21, 2021 at 03:44:35PM +0800, Artem Lapkin wrote:
> PROBLEM: If ipaddr, serverip, gatewayip or netmask variable undefined
> we can have for example ip=192.168.2.33::192.168.2.1:255.255.255.0
> yes its works same for linux kernel, but im think no need print
>
> SUGGESTED SOLUTION:
>
On 27.01.21 08:57, Frieder Schrempf wrote:
> On 26.01.21 18:53, Tim Harvey wrote:
>> On Sat, Jan 23, 2021 at 4:39 AM Stefano Babic wrote:
>>>
>>> Hi Tim,
>>>
>>> there is a weird side effect with this patch, breaking m68k
>>> architecture. For some reason, image.c is not compiled clean because gd
On 2021/1/27 下午8:01, David Sterba wrote:
On Wed, Jan 27, 2021 at 10:42:30AM +0100, matthias@kernel.org wrote:
From: Matthias Brugger
Since commit 565a4147d17a ("fs: btrfs: Add more checksum algorithms")
btrfs uses the sha256 checksum algorithm. But Kconfig lacks to select
it. This
On Wed, Jan 27, 2021 at 10:42:30AM +0100, matthias@kernel.org wrote:
> From: Matthias Brugger
>
> Since commit 565a4147d17a ("fs: btrfs: Add more checksum algorithms")
> btrfs uses the sha256 checksum algorithm. But Kconfig lacks to select
> it. This leads to compilation errors:
>
Compiling wandboard_defconfig with CONFIG_UT_LOG=y leads to a build error:
test/log/pr_cont_test.c: In function ‘log_test_pr_cont’:
test/log/pr_cont_test.c:28:14: error:
‘gd_t’ {aka ‘volatile struct global_data’} has no member named ‘log_fmt’
log_fmt = gd->log_fmt;
We do not want to let
From: Alex Marginean
Includes DT definition for the following serdes protocols using various
PHY cards: 85xx, 13xx, 65xx, , .
Note that the default device tree for QDS now uses 85xx.
Enabling any of the others requires patching the fsl-ls1028a-qds.dtsi
file (the includes at the bottom
From: Haibo Chen
For FSL_USDHC, it do not implement VENDORSPEC_CKEN/PEREN/HCKEN/IPGEN, these
are reserved bits. Instead, use VENDORSPEC_FRC_SDCLK_ON to gate on/off the
card clock output.
After commit b5874b552ffa ("mmc: fsl_esdhc_imx: add wait_dat0() support"),
we meet SD3.0 card can't work at
Default options depends on compile time defines.
Signed-off-by: Pali Rohár
---
cmd/mvebu/bubt.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/cmd/mvebu/bubt.c b/cmd/mvebu/bubt.c
index 4c58fd3c2e..b64996320c 100644
--- a/cmd/mvebu/bubt.c
+++ b/cmd/mvebu/bubt.c
@@
On 1/26/21 4:48 PM, Patrick DELAUNAY wrote:
From: Lukasz Majewski
Sent: samedi 23 janvier 2021 13:16
Hi Patrick,
Hi Lukasz,
From: Patrick DELAUNAY
Sent: mercredi 9 septembre 2020 15:23
To: u-boot@lists.denx.de
Cc: Patrick DELAUNAY ; Jagan Teki
; Kever Yang
; Mingming lee
; Miquel Raynal
Hello Roman,
Am 27.01.21 um 10:34 schrieb Roman Stratiienko:
> Hello Heiko,
>
> Looks like these commands will provide full access to any u-boot
> commands, including working with memory.
> It can be used to read/set any registers/data which is not in the
> trust zone, thus opening a huge
On 2021/1/27 下午5:42, matthias@kernel.org wrote:
From: Matthias Brugger
Since commit 565a4147d17a ("fs: btrfs: Add more checksum algorithms")
btrfs uses the sha256 checksum algorithm. But Kconfig lacks to select
it. This leads to compilation errors:
fs/built-in.o: In function
From: Matthias Brugger
Since commit 565a4147d17a ("fs: btrfs: Add more checksum algorithms")
btrfs uses the sha256 checksum algorithm. But Kconfig lacks to select
it. This leads to compilation errors:
fs/built-in.o: In function `hash_sha256':
fs/btrfs/crypto/hash.c:25: undefined reference to
Hello Heiko,
Looks like these commands will provide full access to any u-boot
commands, including working with memory.
It can be used to read/set any registers/data which is not in the
trust zone, thus opening a huge backdoor.
This command could be useful for debug/CI purposes, but do you really
On 26/01/21 12:20PM, Dario Binacchi wrote:
> Hi Pratyush,
>
> > Il 25/01/2021 18:09 Pratyush Yadav ha scritto:
> >
> >
> > Hi Dario,
> >
> > On 23/01/21 07:27PM, Dario Binacchi wrote:
> > > The printf '%pa' format specifier appends the '0x' prefix to the
> > > displayed address. Furthermore,
Hi Heiko,
> Hello Tom,
>
> Am 26.01.21 um 12:46 schrieb Tom Rini:
> > On Tue, Jan 26, 2021 at 06:23:24AM +0100, Heiko Schocher wrote:
> >
> >> Hello Tom,
> >>
> >> this patch is assigned to you ... any issues with it, or can
> >> it go into master?
> >
> > As Lukasz is back and reviewing
>-Original Message-
>From: Vladimir Oltean
>Sent: Monday, January 25, 2021 2:24 PM
>To: Tom Rini ; Joe Hershberger
>; Simon Glass ; Bin Meng
>; u-boot@lists.denx.de
>Cc: Michael Walle ; Alexandru Marginean
>; Claudiu Manoil
>
>Subject: [PATCH v4 2/7] net: phy: introduce fixed_phy_create
>-Original Message-
>From: Vladimir Oltean
>Sent: Monday, January 25, 2021 2:24 PM
>To: Tom Rini ; Joe Hershberger
>; Simon Glass ; Bin Meng
>; u-boot@lists.denx.de
>Cc: Michael Walle ; Alexandru Marginean
>; Claudiu Manoil
>
>Subject: [PATCH v4 1/7] net: phy: fixed: support speeds of
87 matches
Mail list logo
