On Sat, Aug 06, 2022 at 06:44:38AM +0800, Qu Wenruo wrote:
>
>
> On 2022/8/6 05:14, Tom Rini wrote:
> > On Tue, Jul 26, 2022 at 01:22:09PM +0800, Qu Wenruo wrote:
> >
> > > That function is only utilized inside fat driver, unexport it.
> > >
> > > Signed-off-by: Qu Wenruo
> >
> >
BCM4908 is a Broadcom B53 based WLAN AP router SoC. It is part of the
BCA (Broadband Carrier Access origin) chipset family so it's added
under ARCH_BCMBCA platform. This initial support includes a bare-bone
implementation and dts with CPU subsystem, memory and Broadcom uart.
This SoC is supported
BCM6813 is a Broadcom B53 based PON and WLAN AP router SoC. It is part
of the BCA (Broadband Carrier Access origin) chipset family so it's
added under ARCH_BCMBCA platform. This initial support includes a
bare-bone implementation and dts with CPU subsystem, memory and ARM
PL011 uart.
This SoC is
BCM4912 is a Broadcom B53 based WLAN AP router SoC. It is part of the
BCA (Broadband Carrier Access origin) chipset family so it's added under
ARCH_BCMBCA platform. This initial support includes a bare-bone
implementation and dts with CPU subsystem, memory and ARM PL011 uart.
This SoC is
BCM63146 is a Broadcom B53 based DSL Broadband SoC. It is part of the
BCA (Broadband Carrier Access origin) chipset family so it's added under
ARCH_BCMBCA platform. This initial support includes a bare-bone
implementation and dts with CPU subsystem, memory and ARM PL011 uart.
This SoC is
Broadcom BCA (Broadband Carrier Access origin) chipset family includes
DSL, PON and WLAN access point and gateway SoC. Now that the ARCH_BCMBCA
architecture and its first SoC BCM47622 are supported in u-boot 2022.07,
this patch series add the basic support for following BCA chips under
BCM63138 is an ARM A9 based DSL Broadband SoC. It is part of the BCA
(Broadband Carrier Access origin) chipset family so it's added under
ARCH_BCMBCA platform. This initial support includes a bare-bone
implementation and dts with CPU subsystem, memory, ARM A9 global timer
and Broadcom uart.
This
On 08/04/2022 01:25 PM, William Zhang wrote:
Hi Florian,
On 08/03/2022 08:21 PM, Florian Fainelli wrote:
On 8/2/2022 5:07 PM, William Zhang wrote:
Hi Rafal,
On 08/01/2022 10:26 PM, Rafał Miłecki wrote:
On 2.08.2022 00:03, William Zhang wrote:
This driver supports the peripheral block
On 2022/8/6 05:14, Tom Rini wrote:
On Tue, Jul 26, 2022 at 01:22:09PM +0800, Qu Wenruo wrote:
That function is only utilized inside fat driver, unexport it.
Signed-off-by: Qu Wenruo
Unfortunately, the series fails CI:
https://source.denx.de/u-boot/u-boot/-/jobs/478838
OK, it's a bug
On Fri, Aug 05, 2022 at 10:17:01PM +0200, Pali Rohár wrote:
> On Friday 05 August 2022 11:54:53 Tom Rini wrote:
> > On Fri, Aug 05, 2022 at 05:51:35PM +0200, Pali Rohár wrote:
> > > On Friday 05 August 2022 11:44:00 Tom Rini wrote:
> > > > On Fri, Aug 05, 2022 at 05:12:59PM +0200, Pali Rohár
On Tue, Jul 26, 2022 at 01:22:09PM +0800, Qu Wenruo wrote:
> That function is only utilized inside fat driver, unexport it.
>
> Signed-off-by: Qu Wenruo
Unfortunately, the series fails CI:
https://source.denx.de/u-boot/u-boot/-/jobs/478838
--
Tom
signature.asc
Description: PGP signature
On Friday 05 August 2022 11:54:53 Tom Rini wrote:
> On Fri, Aug 05, 2022 at 05:51:35PM +0200, Pali Rohár wrote:
> > On Friday 05 August 2022 11:44:00 Tom Rini wrote:
> > > On Fri, Aug 05, 2022 at 05:12:59PM +0200, Pali Rohár wrote:
> > > > On Friday 05 August 2022 11:03:40 Tom Rini wrote:
> > > >
When fixed offset via CONFIG_SYS_MMC_U_BOOT_OFFS is not specified then
expects that U-Boot proper is placed immediately after SPL without any
additional padding.
This allows to generate smaller SPL+U-Boot final binary as it is not
required to specify fixed offset to U-Boot proper at SPL compile
This allows to concatenate SPL and proper U-Boot without extra alignment.
Signed-off-by: Pali Rohár
Reviewed-by: Jaehoon Chung
---
Changes in v3:
* Fix compilation with CONFIG_FSL_CORENET
Changes in v2:
* Rebased on top of the U-Boot next branch, commit
Change 8-byte alignment of SPL binary to just 4-byte alignment as objcopy
trims trailing zero bytes when converting ELF file to RAW binary.
This is same fix for SPL linker script as was done fix for U-Boot linker
script in commit e8c0e0064c8a ("powerpc: mpc85xx: Fix CONFIG_OF_SEPARATE
support").
On Fri, Aug 05, 2022 at 10:48:26AM -0600, Simon Glass wrote:
> Hi Michal,
>
> On Fri, 5 Aug 2022 at 05:32, Michal Suchanek wrote:
> >
> > When the sysreset is added as child of the pmic the pmic is probed
> > before relocation. That probe fails, and subsequent attempts to probe
> > after
Hi Weijie,
please see one comment in-line below:
On Thu, Aug 04, 2022 at 11:36:50AM +0800, Weijie Gao wrote:
> The predefined NAND headers take too much spaces in the mtk_image.c.
> Moving them into a new file can significantly improve the readability of
> both mtk_image.c and the new
From: Ricardo Salveti
Add a base implementation of mx7ulp SPL config header and soc,
and changes in makefiles in order to allow building SPL on mx7ulp
based devices.
Signed-off-by: Ricardo Salveti
Co-developed-by: Oleksandr Suvorov
Signed-off-by: Oleksandr Suvorov
---
Changes in v4:
-
There is a paired to ifdef comment which should include CONFIG_IMX9
as well.
Fixes: 881df6ed84c ("imx: add basic i.MX9 support")
Signed-off-by: Oleksandr Suvorov
---
Changes in v4:
- add a small fix for imx spl.
arch/arm/mach-imx/spl.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
I've just realized this patch was not applied from the original
patchset "Support SPL for i.MX7ULP".
Please apply this patch to fix the code as now
"include/configs/mx7ulp_com.h" refers to non-existent
"include/configs/imx7ulp_spl.h".
This supersedes the patchset
On Mon, 11 Jul 2022 19:03:54 -0600, Simon Glass wrote:
> This series drops the need for the genboardscfg.py script, so that the
> boards.cfg file is produced (and consumed) entirely within buildman. The
> file is not entirely removed since it does have some uses and we need some
> sort of cache
On Fri, Aug 05, 2022 at 10:48:17AM -0600, Simon Glass wrote:
> Hi,
>
> On Fri, 5 Aug 2022 at 09:13, Tom Rini wrote:
> >
> > On Wed, Aug 03, 2022 at 09:43:00AM +0200, Rasmus Villemoes wrote:
> > > On 02/08/2022 14.33, Tom Rini wrote:
> > > > While there are good reasons to use 'if
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> This patch adds the cyclic command, which currently only supports the
> 'list' subcommand, to list all currently registered cyclic functions.
> Here an example:
>
> => cyclic list
> function: cyclic_demo, cpu-time: 7010 us, frequency: 99.80
Hi Stefan,
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> This patch enables the cyclic infrastructure on sandbox and also adds
> one simple example/demo functions using this cyclic functionality.
>
> Signed-off-by: Stefan Roese
> ---
> v3:
> - No change
> v2:
> - Extend
Hi Stefan,
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> Add documentation for the cyclic function infrastructure, including the
> cyclic command.
>
> Signed-off-by: Stefan Roese
> ---
> v3:
> - New patch
>
> doc/develop/cyclic.rst | 50
>
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> This patch adds a call to cyclic_init() to board_f/r.c, enabling the
> common cyclic infrastructure. After this it's possible to add cyclic
> functions via cyclic_register().
>
> Signed-off-by: Stefan Roese
> ---
> v3:
> - No change
> v2:
> -
Hi Stefan,
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> This patch integrates the main function responsible for calling all
> registered cyclic functions cyclic_run() into the common WATCHDOG_RESET
> macro. This guarantees that cyclic_run() is executed very often, which
> is necessary
Hi Stefan,
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> Add the basic infrastructure to periodically execute code, e.g. all
> 100ms. Examples for such functions might be LED blinking etc. The
> functions that are hooked into this cyclic list should be small timewise
> as otherwise the
Hi Michal,
On Fri, 5 Aug 2022 at 05:32, Michal Suchanek wrote:
>
> When the sysreset is added as child of the pmic the pmic is probed
> before relocation. That probe fails, and subsequent attempts to probe
> after reloaction fail as well.
>
> As a workaround do not bind the sysreset before
On Fri, 5 Aug 2022 at 08:26, Stefan Roese wrote:
>
> When using us times it makes sense to use 64bit variables for storage.
> The currently implemented time_after() and friends functions only handle
> 32bit variables. This patch now includes the 64bit variants as well
> from Linux. This will be
Hi Abdellatif,
On Fri, 5 Aug 2022 at 05:15, Abdellatif El Khlifi
wrote:
>
> On Mon, Aug 01, 2022 at 09:08:00PM -0600, Simon Glass wrote:
> > Hi Sudeep,
> >
> > On Mon, 1 Aug 2022 at 13:28, Sudeep Holla wrote:
> > >
> > > On Mon, Aug 01, 2022 at 01:13:23PM -0600, Simon Glass wrote:
> > > > On
Hi Stefan,
On Fri, 5 Aug 2022 at 01:51, Stefan Herbrechtsmeier
wrote:
>
> Hi Simon,
>
> Am 04.08.2022 um 15:57 schrieb Simon Glass:
> > Hi Stefan,
> >
> > On Thu, 4 Aug 2022 at 01:50, Stefan Herbrechtsmeier
> > wrote:
> >>
> >> Hi Simon,
> >>
> >> Am 03.08.2022 um 20:14 schrieb Simon Glass:
>
Hi,
On Fri, 5 Aug 2022 at 09:13, Tom Rini wrote:
>
> On Wed, Aug 03, 2022 at 09:43:00AM +0200, Rasmus Villemoes wrote:
> > On 02/08/2022 14.33, Tom Rini wrote:
> > > While there are good reasons to use 'if (IS_ENABLED(CONFIG_...))' for
> > > runtime tests, there's equally good reasons to use
On Tue, 2 Aug 2022 at 05:35, Tom Rini wrote:
>
> This board is not converted to use CONFIG_DM, well passed the migration
> deadline. Remove it.
>
> Cc: Simon Guinot
> Signed-off-by: Tom Rini
> ---
> This is also the last orion5x board, if you don't wish to migrate this
> platform I'll
On Fri, Aug 05, 2022 at 05:51:35PM +0200, Pali Rohár wrote:
> On Friday 05 August 2022 11:44:00 Tom Rini wrote:
> > On Fri, Aug 05, 2022 at 05:12:59PM +0200, Pali Rohár wrote:
> > > On Friday 05 August 2022 11:03:40 Tom Rini wrote:
> > > > On Fri, Aug 05, 2022 at 04:59:35PM +0200, Pali Rohár
On Friday 05 August 2022 11:44:00 Tom Rini wrote:
> On Fri, Aug 05, 2022 at 05:12:59PM +0200, Pali Rohár wrote:
> > On Friday 05 August 2022 11:03:40 Tom Rini wrote:
> > > On Fri, Aug 05, 2022 at 04:59:35PM +0200, Pali Rohár wrote:
> > > > On Friday 05 August 2022 10:47:31 Tom Rini wrote:
> > > >
For obvious reasons BootROMS rejects unsigned images when secure boot is
enabled in OTP secure bits. So check for OPT secure bits and do not allow
flashing unsigned images when secure boot is enabled.
Additionally Armada 3700 BootROM rejects signed trusted image when secure
boot is not enabled in
Currently for A38x image is checked only header checksum.
So check also for image data checksum to prevent flashing broken image.
Signed-off-by: Pali Rohár
---
cmd/mvebu/bubt.c | 45 -
1 file changed, 44 insertions(+), 1 deletion(-)
diff --git
On Fri, Aug 05, 2022 at 05:12:59PM +0200, Pali Rohár wrote:
> On Friday 05 August 2022 11:03:40 Tom Rini wrote:
> > On Fri, Aug 05, 2022 at 04:59:35PM +0200, Pali Rohár wrote:
> > > On Friday 05 August 2022 10:47:31 Tom Rini wrote:
> > > > On Fri, Aug 05, 2022 at 04:21:24PM +0200, Pali Rohár
On Friday 05 August 2022 11:03:40 Tom Rini wrote:
> On Fri, Aug 05, 2022 at 04:59:35PM +0200, Pali Rohár wrote:
> > On Friday 05 August 2022 10:47:31 Tom Rini wrote:
> > > On Fri, Aug 05, 2022 at 04:21:24PM +0200, Pali Rohár wrote:
> > > > On Wednesday 03 August 2022 12:13:18 Tom Rini wrote:
> > >
On Wed, Aug 03, 2022 at 09:43:00AM +0200, Rasmus Villemoes wrote:
> On 02/08/2022 14.33, Tom Rini wrote:
> > While there are good reasons to use 'if (IS_ENABLED(CONFIG_...))' for
> > runtime tests, there's equally good reasons to use '#ifdef CONFIG_...'
> > for build time tests. Reword this
On Fri, Aug 05, 2022 at 04:59:35PM +0200, Pali Rohár wrote:
> On Friday 05 August 2022 10:47:31 Tom Rini wrote:
> > On Fri, Aug 05, 2022 at 04:21:24PM +0200, Pali Rohár wrote:
> > > On Wednesday 03 August 2022 12:13:18 Tom Rini wrote:
> > > > On Wed, Aug 03, 2022 at 06:00:13PM +0200, Pali Rohár
On Fri, Jul 29, 2022 at 12:07 PM Matwey V. Kornilov
wrote:
>
> пт, 29 июл. 2022 г. в 19:46, Tom Rini :
> >
> > On Fri, Jul 29, 2022 at 07:38:28PM +0300, Matwey V. Kornilov wrote:
> > > пт, 29 июл. 2022 г. в 19:32, Tom Rini :
> > > >
> > > > On Fri, Jul 29, 2022 at 07:20:11PM +0300, Matwey V.
On Friday 05 August 2022 10:47:31 Tom Rini wrote:
> On Fri, Aug 05, 2022 at 04:21:24PM +0200, Pali Rohár wrote:
> > On Wednesday 03 August 2022 12:13:18 Tom Rini wrote:
> > > On Wed, Aug 03, 2022 at 06:00:13PM +0200, Pali Rohár wrote:
> > > > On Tuesday 02 August 2022 06:58:26 Tom Rini wrote:
> >
On Fri, Aug 05, 2022 at 09:11:51AM +0300, Ilias Apalodimas wrote:
> Hi Tom,
>
> The following changes since commit 707b17f64e71fad1615ea25082f2e928f712e366:
>
> MAINTAINERS: Change POWERPC MPC85XX maintainer to Marek Behún (2022-08-01
> 10:08:43 -0400)
>
> are available in the Git
On Fri, Aug 05, 2022 at 04:21:24PM +0200, Pali Rohár wrote:
> On Wednesday 03 August 2022 12:13:18 Tom Rini wrote:
> > On Wed, Aug 03, 2022 at 06:00:13PM +0200, Pali Rohár wrote:
> > > On Tuesday 02 August 2022 06:58:26 Tom Rini wrote:
> > > > On Tue, Aug 02, 2022 at 11:13:38AM +0200, Pali Rohár
From: Aaron Williams
This patch adds a fixup function related to a PCIe FLR (Function Level
Reset) problem on the NIC23 PCIe board. This function is imported from
the Marvell Octeon 2013 U-Boot version as a (nearly) verbatim copy. It
uses the newly introduced cyclic infrastructure, so that this
Add documentation for the cyclic function infrastructure, including the
cyclic command.
Signed-off-by: Stefan Roese
---
v3:
- New patch
doc/develop/cyclic.rst | 50
doc/develop/index.rst| 1 +
doc/usage/cmd/cyclic.rst | 45
This patch adds the cyclic command, which currently only supports the
'list' subcommand, to list all currently registered cyclic functions.
Here an example:
=> cyclic list
function: cyclic_demo, cpu-time: 7010 us, frequency: 99.80 times/s
function: cyclic_demo2, cpu-time: 1 us, frequency: 1.13
Add the basic infrastructure to periodically execute code, e.g. all
100ms. Examples for such functions might be LED blinking etc. The
functions that are hooked into this cyclic list should be small timewise
as otherwise the execution of the other code that relies on a high
frequent polling (e.g.
This patchset adds the basic infrastructure to periodically execute
code, e.g. all 100ms. Examples for such functions might be LED blinking
etc. The functions that are hooked into this cyclic list should be
small timewise as otherwise the execution of the other code that relies
on a high frequent
When using us times it makes sense to use 64bit variables for storage.
The currently implemented time_after() and friends functions only handle
32bit variables. This patch now includes the 64bit variants as well
from Linux. This will be used by the upcoming generic cyclic function
infrastructure.
This patch adds a call to cyclic_init() to board_f/r.c, enabling the
common cyclic infrastructure. After this it's possible to add cyclic
functions via cyclic_register().
Signed-off-by: Stefan Roese
---
v3:
- No change
v2:
- No change
common/board_f.c | 2 ++
common/board_r.c | 2 ++
2 files
This patch enables the cyclic infrastructure on sandbox and also adds
one simple example/demo functions using this cyclic functionality.
Signed-off-by: Stefan Roese
---
v3:
- No change
v2:
- Extend CONFIG_CYCLIC_MAX_CPU_TIME_US to 1ms as running this
in CI might take a bit longer
This patch integrates the main function responsible for calling all
registered cyclic functions cyclic_run() into the common WATCHDOG_RESET
macro. This guarantees that cyclic_run() is executed very often, which
is necessary for the cyclic functions to get scheduled and executed at
their configured
On Wednesday 03 August 2022 12:13:18 Tom Rini wrote:
> On Wed, Aug 03, 2022 at 06:00:13PM +0200, Pali Rohár wrote:
> > On Tuesday 02 August 2022 06:58:26 Tom Rini wrote:
> > > On Tue, Aug 02, 2022 at 11:13:38AM +0200, Pali Rohár wrote:
> > >
> > > > Hello Tom!
> > > >
> > > > Your commit
On 05.08.22 16:03, Pali Rohár wrote:
Release PERST# signal via GPIO when "reset-gpios" is defined in device tree.
Signed-off-by: Pali Rohár
Reviewed-by: Stefan Roese
---
Changes in v2:
* select DM_GPIO
* use asm/gpio.h
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
drivers/pci/Kconfig
Release PERST# signal via GPIO when "reset-gpios" is defined in device tree.
Signed-off-by: Pali Rohár
Reviewed-by: Stefan Roese
---
Changes in v2:
* select DM_GPIO
* use asm/gpio.h
---
drivers/pci/Kconfig | 1 +
drivers/pci/pci_mvebu.c | 14 ++
2 files changed, 15
On Friday 05 August 2022 13:48:36 Stefan Roese wrote:
> On 05.08.22 13:45, Pali Rohár wrote:
> > On Friday 05 August 2022 13:01:27 Stefan Roese wrote:
> > > On 28.07.22 15:03, Pali Rohár wrote:
> > > > Release PERST# signal via GPIO when "reset-gpios" is defined in device
> > > > tree.
> > > >
>
On Wednesday 03 August 2022 02:02:22 Heinrich Schuchardt wrote:
> On 4/6/22 16:20, Pali Rohár wrote:
> > Move OMAP4 specific option for disabling overwriting vector table into
> > config option CONFIG_SPL_SYS_NO_VECTOR_TABLE.
> >
> > Signed-off-by: Pali Rohár
> > ---
> > arch/arm/Kconfig
On Thursday 04 August 2022 16:06:30 Tony Dinh wrote:
> Hi Pali,
>
> Follow up on the topic of slow/fast SPL SPI loading.
>
> common/spl/spl_spi.c
> /*
> * Load U-Boot image from SPI flash into RAM
> * In DM mode: defaults speed and mode will be
> * taken from
On 05.08.22 13:45, Pali Rohár wrote:
On Friday 05 August 2022 13:01:27 Stefan Roese wrote:
On 28.07.22 15:03, Pali Rohár wrote:
Release PERST# signal via GPIO when "reset-gpios" is defined in device tree.
Signed-off-by: Pali Rohár
---
drivers/pci/pci_mvebu.c | 14 ++
1 file
On Friday 05 August 2022 13:01:27 Stefan Roese wrote:
> On 28.07.22 15:03, Pali Rohár wrote:
> > Release PERST# signal via GPIO when "reset-gpios" is defined in device tree.
> >
> > Signed-off-by: Pali Rohár
> > ---
> > drivers/pci/pci_mvebu.c | 14 ++
> > 1 file changed, 14
On 05.08.22 13:37, Pali Rohár wrote:
64-bit Armada DTS files are not build correctly during compilation of
32-bit Armada boards and vice versa. So fix makefile build system to
compile only those dts files which are compatible for the current build
(64-bit Armada DTS files only for 64-bit builds
On Friday 05 August 2022 12:55:44 Pali Rohár wrote:
> On Friday 05 August 2022 12:51:54 Stefan Roese wrote:
> > On 05.08.22 12:48, Pali Rohár wrote:
> > > On Friday 05 August 2022 12:25:55 Stefan Roese wrote:
> > > > On 04.08.22 17:07, Pali Rohár wrote:
> > > > > On Thursday 04 August 2022
64-bit Armada DTS files are not build correctly during compilation of
32-bit Armada boards and vice versa. So fix makefile build system to
compile only those dts files which are compatible for the current build
(64-bit Armada DTS files only for 64-bit builds and 32-bit Armada DTS files
only for
When the sysreset is added as child of the pmic the pmic is probed
before relocation. That probe fails, and subsequent attempts to probe
after reloaction fail as well.
As a workaround do not bind the sysreset before relocation.
Signed-off-by: Michal Suchanek
---
drivers/power/pmic/rk8xx.c | 2
On Mon, Aug 01, 2022 at 07:41:16PM +0100, Sudeep Holla wrote:
> On Mon, Aug 01, 2022 at 06:20:50PM +0100, Abdellatif El Khlifi wrote:
> > use x0-x17 registers in the SMC32/SMC64 calls according to SMCCCv1.2
> >
> > Signed-off-by: Sudeep Holla
>
> Please drop my signed-off as I didn't. I am
On Mon, Aug 01, 2022 at 09:08:00PM -0600, Simon Glass wrote:
> Hi Sudeep,
>
> On Mon, 1 Aug 2022 at 13:28, Sudeep Holla wrote:
> >
> > On Mon, Aug 01, 2022 at 01:13:23PM -0600, Simon Glass wrote:
> > > On Wed, 13 Apr 2022 at 10:46, Tom Rini wrote:
> > > >
> > > > How is it both discoverable and
On 28.07.22 15:03, Pali Rohár wrote:
Release PERST# signal via GPIO when "reset-gpios" is defined in device tree.
Signed-off-by: Pali Rohár
---
drivers/pci/pci_mvebu.c | 14 ++
1 file changed, 14 insertions(+)
diff --git a/drivers/pci/pci_mvebu.c b/drivers/pci/pci_mvebu.c
index
On Friday 05 August 2022 12:51:54 Stefan Roese wrote:
> On 05.08.22 12:48, Pali Rohár wrote:
> > On Friday 05 August 2022 12:25:55 Stefan Roese wrote:
> > > On 04.08.22 17:07, Pali Rohár wrote:
> > > > On Thursday 04 August 2022 16:51:47 Stefan Roese wrote:
> > > > > On 03.08.22 13:00, Pali Rohár
On 05.08.22 12:48, Pali Rohár wrote:
On Friday 05 August 2022 12:25:55 Stefan Roese wrote:
On 04.08.22 17:07, Pali Rohár wrote:
On Thursday 04 August 2022 16:51:47 Stefan Roese wrote:
On 03.08.22 13:00, Pali Rohár wrote:
For future changes it is needed for have spi0 device tree reference in
On Friday 05 August 2022 12:25:55 Stefan Roese wrote:
> On 04.08.22 17:07, Pali Rohár wrote:
> > And you bring another issue :-) U-Boot DTS files for 64-bit Armada SoCs
> > (expects 3720) differs from kernel DTS files. They are incompatible and
> > nobody fixed this issue yet. I fixed it only for
On 04.08.22 11:06, Chris Packham wrote:
DM_GPIO was already enabled so the MVEBU_GPIO was already available.
Disable KIRKWOOD_GPIO as it was unnecessary.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
configs/SBx81LIFXCAT_defconfig | 1 -
1 file changed, 1
On 04.08.22 11:06, Chris Packham wrote:
When booting a fresh board having a random Ethernet address enables
using the network device to program the board.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
configs/SBx81LIFKW_defconfig | 1 +
1 file changed, 1
On 04.08.22 11:06, Chris Packham wrote:
DM_GPIO was already enabled so the MVEBU_GPIO was already available.
Having updated the board code to use the DM_GPIO APIs the KIRKWOOD_GPIO
driver became unnecessary. Disable it for SBx81LIFKW.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
On Friday 05 August 2022 12:25:55 Stefan Roese wrote:
> On 04.08.22 17:07, Pali Rohár wrote:
> > On Thursday 04 August 2022 16:51:47 Stefan Roese wrote:
> > > On 03.08.22 13:00, Pali Rohár wrote:
> > > > For future changes it is needed for have spi0 device tree reference in
> > > > every mvebu soc
On 04.08.22 11:06, Chris Packham wrote:
For debugging it is convenient to query/access GPIOs from the command
line.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
configs/SBx81LIFKW_defconfig | 1 +
1 file changed, 1 insertion(+)
diff --git
On 04.08.22 11:06, Chris Packham wrote:
Update mv88e61xx_hw_reset() to use the DM_GPIO API to toggle the reset
line for the linkstreet switch.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
board/alliedtelesis/SBx81LIFKW/sbx81lifkw.c | 21
On 04.08.22 11:06, Chris Packham wrote:
Replace code that accessed the GPIO registers directly with code that
makes use of the LED_GPIO driver.
Signed-off-by: Chris Packham
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
arch/arm/dts/kirkwood-atl-sbx81lifkw.dts| 14 ++
On 04.08.22 13:03, Pali Rohár wrote:
The device ignores any levels or transitions on the SCL pin when the device
is idle, asleep or during waking up.
Linux kernel driver for atsha204a (atmel-sha204a.ko) also ignores return
value from i2c wakeup send command, see:
On 04.08.22 12:41, Pali Rohár wrote:
In more cases group name consist of function name followed by function
number. So if function name is just prefix of group name, show group name.
So in 'pinmux status -a' command output would be visible also extended
function number, which is useful for
On 04.08.22 12:41, Pali Rohár wrote:
Macro PIN_GRP() is not used, remove it.
Signed-off-by: Pali Rohár
Reviewed-by: Stefan Roese
Thanks,
Stefan
---
drivers/pinctrl/mvebu/pinctrl-armada-37xx.c | 10 --
1 file changed, 10 deletions(-)
diff --git
On 04.08.22 12:41, Pali Rohár wrote:
All 3 MPP pins (20, 21 and 22) can be configured individually and also can
be configured to GPIO functions. Fix definitions for these MPP pins in
existing pin groups. After this change GPIO function can be enabled just
for one of these 3 pins.
Signed-off-by:
On 04.08.22 17:07, Pali Rohár wrote:
On Thursday 04 August 2022 16:51:47 Stefan Roese wrote:
On 03.08.22 13:00, Pali Rohár wrote:
For future changes it is needed for have spi0 device tree reference in
every mvebu soc dts file even when it is unused.
Signed-off-by: Pali Rohár
---
Hello list!
First of all, sorry if I ask here the same question I asked in the ST
Community Forum, but I think for a u-boot (SPL) related question is
better to use this Mailing List.
I have to boot up a custom board based on STM32MP157D MPU with 1GB of
SDRAM (2x4 Gb 16bit chips) for a total
From: Ashok Reddy Soma
With commit 55b3ba4c2ba4 ("spi: cadence_qspi: Migrate CONFIG_CQSPI_REF_CLK
to Kconfig") CONFIG_CQSPI_REF_CLK is moved to Kconfig.
The static value via Kconfig is a fallback option in case of clock
framework is not enabled or fails for some reason.
Signed-off-by: Ashok
From: Ashok Reddy Soma
Enable power domain driver to request node for all the IP's that are
enabled in DT.
Signed-off-by: Ashok Reddy Soma
Signed-off-by: Michal Simek
---
configs/xilinx_versal_virt_defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git
From: Ashok Reddy Soma
SET_CONFIGURATION is not yet implemented for Versal platforms. Skip
loading config object for Versal until support is added.
Signed-off-by: Ashok Reddy Soma
Signed-off-by: Michal Simek
---
drivers/power/domain/zynqmp-power-domain.c | 5 -
1 file changed, 4
From: Ashok Reddy Soma
LMB is not required for mini u-boot which runs out of on chip memory.
Disable CONFIG_LMB from mini u-boot defconfig's.
Signed-off-by: Ashok Reddy Soma
Signed-off-by: Michal Simek
---
configs/xilinx_zynqmp_mini_nand_defconfig| 1 +
From: Ashok Reddy Soma
With 2022.01-rc3 upgrade, the size of the mini U-Boot increased and is
not able to fit in OCM. Hence disable unnecessary configs and make room.
Signed-off-by: Ashok Reddy Soma
Signed-off-by: Michal Simek
---
configs/xilinx_zynqmp_mini_qspi_defconfig | 14
Xilinx is using pca954x i2c muxes on a lot of boards that's why enable this
driver by default.
Signed-off-by: Michal Simek
---
configs/xilinx_versal_virt_defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/configs/xilinx_versal_virt_defconfig
b/configs/xilinx_versal_virt_defconfig
Hi,
I am sending various patches for updating defconfigs and also one patch for
disabling calling zynqmp_pmufw_node() in Versal case.
Thanks,
Michal
Ashok Reddy Soma (5):
xilinx: zynqmp: Disable various configs for mini U-Boot
xilinx: zynqmp: Disable LMB for mini u-boot
firmware: zynqmp:
Hi Daniel,
It turns out that this was caused by a setting change of company's mail
gateway.
I'll send v2 later.
Best Regards,
Weijie
On Thu, 2022-08-04 at 16:50 +0800, Weijie Gao wrote:
> Hi Daniel,
>
> Thanks for the reminder.
> I found more errornous line-breaks in other patches...
> I'll
Hi Simon,
Am 04.08.2022 um 15:57 schrieb Simon Glass:
Hi Stefan,
On Thu, 4 Aug 2022 at 01:50, Stefan Herbrechtsmeier
wrote:
Hi Simon,
Am 03.08.2022 um 20:14 schrieb Simon Glass:
Hi Stefan,
On Tue, 2 Aug 2022 at 07:45, Stefan Herbrechtsmeier
wrote:
Hi Simon,
Am 02.08.2022 um 14:41
On 05.08.22 09:42, Oleksandr Suvorov wrote:
Please, ignore this patchset - these issues were fixed in another one
just applied.
Got it, thanks.
Regards,
Stefano
On Thu, Aug 4, 2022 at 9:16 PM Oleksandr Suvorov
wrote:
SPL_MMC_SUPPORT option is still used in few places in spite of
Please, ignore this patchset - these issues were fixed in another one
just applied.
On Thu, Aug 4, 2022 at 9:16 PM Oleksandr Suvorov
wrote:
>
>
> SPL_MMC_SUPPORT option is still used in few places in spite of
> renaming in the commit 103c5f18069 ("mmc: Rename MMC_SUPPORT to MMC").
> This patch
On Tue, 2 Aug 2022 at 10:45, Heinrich Schuchardt wrote:
>
> On 8/2/22 10:30, Joel Stanley wrote:
> > The next version of the linker will complain about rwx segments with
> > permissions and executable stacks:
> >
> >
> >
On Mon, 4 Jul 2022 at 07:58, Joel Stanley wrote:
>
> Back in 2019 Sam submitted NC-SI support. The NC-SI PHY driver was
> merged (patches 1 and 2), but we never got around to merging patches 3
> and 4:
>
> https://lore.kernel.org/u-boot/20190618013720.2823-1-...@mendozajonas.com/
>
> Sam as long
From: Stefan Herbrechtsmeier
Move arm twd timer driver from zynq to generic location.
DM timer drivers are designed differently to original driver. Timer is
counting up and not down.
Information about clock rates are find out in timer_pre_probe() that's
why there is no need to get any
1 - 100 of 101 matches
Mail list logo
