Hi Kumar,
> > diff --git a/cpu/mpc85xx/mp.c b/cpu/mpc85xx/mp.c
> > index 76f02a4..53fc3be 100644
> > --- a/cpu/mpc85xx/mp.c
> > +++ b/cpu/mpc85xx/mp.c
> > @@ -129,7 +129,7 @@ ulong get_spin_addr(void)
> >
> > ulong addr =
> > (ulong)&__spin_table - (ulong)&__secondary_start_page;
>
On Jul 24, 2009, at 1:18 PM, Peter Tyser wrote:
> Previously, when CONFIG_MP was defined Boot Page Translation was
> unconditionally enabled and secondary cores were put in a spin loop at
> address 0xf000. The 0xfxxx address range (ie the Boot Page)
> was
> being remapped to SDRAM via
On Fri, 2009-07-24 at 13:18 -0500, Peter Tyser wrote:
> Previously, when CONFIG_MP was defined Boot Page Translation was
> unconditionally enabled and secondary cores were put in a spin loop at
> address 0xf000. The 0xfxxx address range (ie the Boot Page) was
> being remapped to SDRAM via
Previously, when CONFIG_MP was defined Boot Page Translation was
unconditionally enabled and secondary cores were put in a spin loop at
address 0xf000. The 0xfxxx address range (ie the Boot Page) was
being remapped to SDRAM via the BPTR register.
This change puts secondary cores into spin
4 matches
Mail list logo
