Re: [U-Boot] [PATCH v2 2/2] board: ti: am654: select SYS_DISABLE_DCACHE_OPS for arm64 build

2019-05-06 Thread Tom Rini 
On Mon, Apr 22, 2019 at 09:43:33PM +0530, Vignesh Raghavendra wrote:

> AM654 SoC is IO coherent wrt A53 cores, therefore enable
> SYS_DISABLE_DCACHE_OPS to avoid cache operations in A53
> SPL/U-Boot.
> 
> Signed-off-by: Vignesh Raghavendra 

Applied to u-boot/master, thanks!

-- 
Tom


signature.asc
Description: PGP signature
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot

[U-Boot] [PATCH v2 2/2] board: ti: am654: select SYS_DISABLE_DCACHE_OPS for arm64 build

2019-04-22 Thread Vignesh Raghavendra 
AM654 SoC is IO coherent wrt A53 cores, therefore enable
SYS_DISABLE_DCACHE_OPS to avoid cache operations in A53
SPL/U-Boot.

Signed-off-by: Vignesh Raghavendra 
---
 board/ti/am65x/Kconfig | 1 +
 1 file changed, 1 insertion(+)

diff --git a/board/ti/am65x/Kconfig b/board/ti/am65x/Kconfig
index d4b36dbb42f3..98172c28f5d3 100644
--- a/board/ti/am65x/Kconfig
+++ b/board/ti/am65x/Kconfig
@@ -11,6 +11,7 @@ config TARGET_AM654_A53_EVM
bool "TI K3 based AM654 EVM running on A53"
select ARM64
select SOC_K3_AM6
+   select SYS_DISABLE_DCACHE_OPS
 
 config TARGET_AM654_R5_EVM
bool "TI K3 based AM654 EVM running on R5"
-- 
2.21.0

___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot