___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
--
View this message in context:
http://old.nabble.com/-U-Boot--P2020-L2-cache-as-SRAM-tp30688713p32681721.html
Sent from the Uboot - Users mailing list archive at Nabble.com
@lists.denx.de
Subject: Re: [U-Boot] P2020 L2 cache as SRAM
Hi Scott,
I need your help with an issue ,i think, related to this topic.
I have P2020RDB development kit and try to boot it from nand flash using
u-boot codes.
But unfortunately, nand boot process is trapped. Once i have
We're trying to configure the PPC P2020 cpu to use the L2 cache
as SRAM so we can load the U-Boot code in there. However we
stumble into problems. Sometimes the cpu goes on trap when
trying to access this area. Sometimes there's no trap but we
seem to access a different area. That's probably
On Wed, 19 Jan 2011 08:50:52 +0100
Fabian Cenedese cened...@indel.ch wrote:
At 09:07 17.01.2011 +0100, Fabian Cenedese wrote:
Hi
We're trying to configure the PPC P2020 cpu to use the L2 cache
as SRAM so we can load the U-Boot code in there. However we
stumble into problems. Sometimes the
At 09:07 17.01.2011 +0100, Fabian Cenedese wrote:
Hi
We're trying to configure the PPC P2020 cpu to use the L2 cache
as SRAM so we can load the U-Boot code in there. However we
stumble into problems. Sometimes the cpu goes on trap when
trying to access this area. Sometimes there's no trap but we
Hi
We're trying to configure the PPC P2020 cpu to use the L2 cache
as SRAM so we can load the U-Boot code in there. However we
stumble into problems. Sometimes the cpu goes on trap when
trying to access this area. Sometimes there's no trap but we
seem to access a different area. That's probably a
6 matches
Mail list logo