Hello Marcel,
Marcel Ziswiler schrieb:
Signed-off-by: Marcel Ziswiler marcel.ziswi...@noser.com
Acked-by: Guennadi Liakhovetski g.liakhovet...@gmx.de
---
Changes since v1:
- CC all respective board maintainers
Changes since v2:
- Added Guennadi Liakhovetski's ack
README
Hello Peter,
Peter Tyser wrote:
Remove board-specific #ifdefs for calling misc_init_r() during
initializtion
Signed-off-by: Peter Tyser pty...@xes-inc.com
---
include/configs/CCM.h|1 +
include/configs/CPCI405.h|1 +
include/configs/CPCI4052.h |1 +
Joakim Tjernlund wrote:
Wolfgang Grandegger w...@grandegger.com wrote on 16/09/2009 13:45:03:
Joakim Tjernlund wrote:
Wolfgang Grandegger w...@denx.de wrote on 16/09/2009 12:22:05:
Joakim Tjernlund wrote:
Timur Tabi ti...@freescale.com wrote on 15/09/2009 21:04:47:
Joakim Tjernlund wrote:
Wolfgang Grandegger w...@denx.de wrote on 17/09/2009 08:36:32:
mpc8321, I2C bus is between 34KHz and 100KHz, CSB is 133.332 MHz
OK, where can I find the new AN2819? I found Document Number: AN2919,
Rev. 5, 12/2008.
That is the one I found too.
Jocke
Heiko Schocher h...@denx.de wrote on 17/09/2009 08:00:34:
Hello Joakim,
Hi Heiko
Joakim Tjernlund wrote:
The latest AN2819 has changed the way FDR/DFSR should be calculated.
Update the driver according to spec. However, Condition 2
is not accounted for as it is not clear how to do so.
On Wed, 16 Sep 2009 21:19:03 +0200
Stefan Roese s...@denx.de wrote:
include/asm-ppc/bitops.h:
@@ -230,6 +231,7 @@ extern __inline__ int ffs(int x)
{
return __ilog2(x -x) + 1;
}
+#define ffs
So after ffs() is define as an inline function, you define it to nothing. I
understand
On Thursday 17 September 2009 08:45:21 Simon Kagstrom wrote:
One way to solve this would be something like this:
include/asm-ppc/bitops.h:
@@ -230,6 +231,7 @@ extern __inline__ int ffs(int x)
{
return __ilog2(x -x) + 1;
}
+#define PLATFORM_FFS
include/linux/bitops.h:
I presume you system will have SDRAM and execution is from SDRAM. I did a
port to an Atmel 9260 with only NAND flash (for bootstrap, bootloader, RFS).
The only issue with NAND is dealing with bad blocks. There are many ways to
work this. One example:
1. bootstrap - I put it in the first block
When preparing the ppc relocation patches I noticed that the gcc
-mrelocatable compiler flag increases the .reloc section by 3 or 4
Kbytes. I did a compile test, and this increase pushes the ALPR board
back over 256K (it recently had the same size issue, see ppc4xx: Remove
some features
On Thu, 17 Sep 2009 08:56:08 +0200
Yes, the patch should have contained something like that. Well, we'll
have to cook up a fix for this then. Sorry about that again.
Simon, could you do this please?
Yes, absolutely. I'll try to have it done by this afternoon.
And btw:
#ifndef
On Thursday 17 September 2009 09:13:48 Simon Kagstrom wrote:
Yes, the patch should have contained something like that. Well, we'll
have to cook up a fix for this then. Sorry about that again.
Simon, could you do this please?
Yes, absolutely. I'll try to have it done by this afternoon.
I have tried u-boot for the imx27lite board from LogicPD which is
currently in u-boot-arm repository and I have experienced some
stability problems:
- Sometimes the system gets stuck in serial_getc() from serial_mxc.c
driver when printing information (ex. mii read ).
- Pings do not work properly,
Dear Thomas Jackson,
In message 25484494.p...@talk.nabble.com you wrote:
I understand NOR-based flash memory devices have traditionally been used for
non-volatile storage for a bootloader and other various advantages including
support for execute-in-place code, random access to memory, and
Dear Joakim Tjernlund,
In message
off85c09cb.2a4a1999-onc1257634.0025df59-c1257634.00270...@transmode.se you
wrote:
One day we can fit the whole relocation table into built-in CPU memory,
hopefully
that will make it possible to make u-boot a true PIC exe
Why is the former the prerequisite
Dear javier Martin,
In message eedb5540909170031k7b9076eeo8d4f60c799f1a...@mail.gmail.com you
wrote:
I have tried u-boot for the imx27lite board from LogicPD which is
currently in u-boot-arm repository and I have experienced some
stability problems:
- Sometimes the system gets stuck in
Dear Joakim Tjernlund,
In message
of0e2b8150.47ddcd99-onc1257634.0023e2e7-c1257634.00248...@transmode.se you
wrote:
+ u8 dfsr, fdr = 0x31; /* Default if no FDR found */
+ unsigned short A, B, Ga, Gb;
Please do not use mixed-case variables, thanks.
A and B are from the AN2819
Hello Joakim,
Joakim Tjernlund wrote:
Heiko Schocher h...@denx.de wrote on 17/09/2009 08:00:34:
Hello Joakim,
Hi Heiko
Joakim Tjernlund wrote:
The latest AN2819 has changed the way FDR/DFSR should be calculated.
Update the driver according to spec. However, Condition 2
is not
2009/9/17 Wolfgang Denk w...@denx.de:
Dear javier Martin,
In message eedb5540909170031k7b9076eeo8d4f60c799f1a...@mail.gmail.com you
wrote:
I have tried u-boot for the imx27lite board from LogicPD which is
currently in u-boot-arm repository and I have experienced some
stability problems:
-
Wolfgang Denk w...@denx.de wrote on 17/09/2009 09:50:51:
Dear Joakim Tjernlund,
In message OFF85C09CB.2A4A1999-ONC1257634.0025DF59-C1257634.
00270...@transmode.se you wrote:
One day we can fit the whole relocation table into built-in CPU memory,
hopefully
that will make it possible
Some boards need a higher DFSR value than the spec currently
recommends so give these boards the means to define there own.
For completeness, add CONFIG_FSL_I2C_CUSTOM_FDR too.
Signed-off-by: Joakim Tjernlund joakim.tjernl...@transmode.se
---
drivers/i2c/fsl_i2c.c | 14 +++---
1 files
The latest AN2919 has changed the way FDR/DFSR should be calculated.
Update the driver according to spec. However, Condition 2
is not accounted for as it is not clear how to do so.
Signed-off-by: Joakim Tjernlund joakim.tjernl...@transmode.se
---
drivers/i2c/fsl_i2c.c | 90
After issuing a STOP one must wait until the STOP has completed
on the bus before doing something new to the controller.
Also add an extra read of SR as the manual mentions doing that
is a good idea.
Remove surplus write of CR just before a write, isn't required and
could potentially disturb the
J.Hwan.Kim wrote:
Hi, everyone
I'm running u-boot (2009.03) in S3C2410 board now.
But I have a problem.
It seems that bl lowlevel_init routine in ARM920t/start.s is not working.
The label, lowlevel_init, is defined as global label in
/board/samsung/s3c2410/lowlevel_init.s
and is
Hi All,
While trying to compile fw_printenv under tools/env directory of u-boot
i am getting the following error:
fw_env.c:34:27: error: linux/mtd/mtd.h: No such file or directory
fw_env.c: In function fw_printenv:
fw_env.c: In function flash_io:
fw_env.c:390: error: erase_info_t undeclared
Hi Wolfgang,
Well, that most certainly means that your /dev/mtd0 is not a NOR or
NAND flash device.
Now used the fw_printenv under tools/env directory of uboot. It
does not have IOCTL error.
On issuing a fw_printenv it showd following messages
Bad data CRC,
Dear Sun, Peng
2009/9/16 Sun, Peng 2 peng2@sonyericsson.com:
Hi,
I use ubuntu 9.04 system.
The shell is bash version is : GNU bash, version 3.2.48(1)-release
(i486-pc-linux-gnu)
The make version is: GNU Make 3.81
The step I take to compile the u-boot is :
make smdk6400_config
Dear Joakim Tjernlund,
In message
ofa0e17029.e568d101-onc1257634.002efbfd-c1257634.002f9...@transmode.se you
wrote:
One day we can fit the whole relocation table into built-in CPU memory,
hopefully
that will make it possible to make u-boot a true PIC exe
Why is the former the
Has anyone tested ethernet connection in this board?
Thank you.
--
Javier Martin
Vista Silicon S.L.
CDTUC - FASE C - Oficina S-345
Avda de los Castros s/n
39005- Santander. Cantabria. Spain
+34 942 25 32 60
www.vista-silicon.com
___
U-Boot mailing
Hi Rahanesh,
Well, that most certainly means that your /dev/mtd0 is not a NOR or
NAND flash device.
Now used the fw_printenv under tools/env directory of uboot. It
does not have IOCTL error.
On issuing a fw_printenv it showd following messages
Bad
Hi all,
I run across an issue when startup the MPC8536DS board by using
the latest git tree. The system hanged when initialized the DDR.
U-Boot 2009.08-00197-g15fba32 (Sep 17 2009 - 18:15:50)
CPU: 8536E, Version: 1.1, (0x803f0091)
Core: E500, Version: 3.0, (0x80210030)
Clock
On Thursday 17 September 2009 13:47:58 Hu Mingkai-B21284 wrote:
I traced the code and found the variable law_sz_enc got an
error value when call __ilog2_u64 in the function set_ddr_laws.
The inline function __ilog2_u64 will call fls inline function
finally, but the fls is defined as a
Hello Joakim,
Joakim Tjernlund wrote:
After issuing a STOP one must wait until the STOP has completed
on the bus before doing something new to the controller.
Also add an extra read of SR as the manual mentions doing that
is a good idea.
Remove surplus write of CR just before a write,
Hello Joakim,
Joakim Tjernlund wrote:
Some boards need a higher DFSR value than the spec currently
recommends so give these boards the means to define there own.
For completeness, add CONFIG_FSL_I2C_CUSTOM_FDR too.
Signed-off-by: Joakim Tjernlund joakim.tjernl...@transmode.se
---
Hello Joakim,
Joakim Tjernlund wrote:
The latest AN2919 has changed the way FDR/DFSR should be calculated.
Update the driver according to spec. However, Condition 2
is not accounted for as it is not clear how to do so.
Signed-off-by: Joakim Tjernlund joakim.tjernl...@transmode.se
---
On Friday 11 September 2009 17:21:38 Stefan Roese wrote:
With this fix, Linux correctly configures the baudrate when booting
with FDT passed from U-Boot to Linux.
Signed-off-by: Stefan Roese s...@denx.de
Applied to ppc4xx/master. Thanks.
Cheers,
Stefan
--
DENX Software Engineering GmbH,
On Friday 11 September 2009 17:22:27 Stefan Roese wrote:
Acadia still used the old arch/ppc bootm commands for booting
Linux images without FDT. This patch now enables these fdt-aware
boot commands for Acadia as well.
Signed-off-by: Stefan Roese s...@denx.de
Applied to ppc4xx/master.
Dear Rahanesh,
In message 4ab20222.3050...@tataelxsi.co.in you wrote:
Hi All,
While trying to compile fw_printenv under tools/env directory of u-boot
i am getting the following error:
fw_env.c:34:27: error: linux/mtd/mtd.h: No such file or directory
fw_env.c: In function fw_printenv:
On Monday 14 September 2009 11:39:53 Stefan Roese wrote:
All 4xx variants had their own, mostly identical get_OPB_freq()
function. Some variants even only had the OPB frequency calculated
in this routine and not supplied the sys_info.freqOPB variable
correctly (e.g. 405EZ). This resulted in
Hi Wolfgang,
please pull the following changes:
The following changes since commit 15fba3279b56333bdb65ead366f82c945ed320d1:
Kumar Gala (1):
ppc/85xx: Disable all async interrupt sources when we boot
are available in the git repository at:
git://www.denx.de/git/u-boot-ppc4xx.git
Kraitschy, Tobias wrote:
Hi all,
I`ve implemented Gaisler Research`s Leon3 SPARC core to a FPGA
evaluation board of Actel. Now I`m about to get U-Boot running. So I
made up my own board directory, added header files with my
configuration-parameters etc. just as discribed in the u-boot
Hello Joakim,
Joakim Tjernlund wrote:
After issuing a STOP one must wait until the STOP has completed
on the bus before doing something new to the controller.
Also add an extra read of SR as the manual mentions doing that
is a good idea.
Remove surplus write of CR just before a
Wolfgang Denk w...@denx.de wrote on 17/09/2009 12:15:42:
Dear Joakim Tjernlund,
In message OFA0E17029.E568D101-ONC1257634.002EFBFD-C1257634.
002f9...@transmode.se you wrote:
One day we can fit the whole relocation table into built-in CPU memory,
hopefully
that will make it
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls implementations
were defined away. This patch corrects that by using PLATFORM_xxx
instead of the name
arm: Correct build with CONFIG_SYS_HUSH_PARSER set
FLAG_PARSE_SEMICOLON is not defined without hush.h, so include that.
Signed-off-by: Simon Kagstrom simon.kagst...@netinsight.net
---
cpu/arm926ejs/kirkwood/cpu.c |1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git
Dear Wolfgang.
Obviously your cross tool chain does not provide the (needed)
linux/mtd/mtd.h header file. Either use a more complete tool chain
(we use the ELDK), or manually add this file to your cross tool
chain's headers.
After cross compiling now i get the following behaviour.
Dear Joakim Tjernlund,
In message
of680476d5.a9d9d259-onc1257634.00449ac4-c1257634.00451...@transmode.se you
wrote:
But why has the GOT table to fit into built-in CPU memory? When we
are about to relocate U-Boot to RAM, we already have RAM working. So
we should also be able to copy the
Hi Simon,
On Thursday 17 September 2009 14:39:40 Simon Kagstrom wrote:
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls implementations
were
Dear Stefan Roese,
In message 200909171456.33234...@denx.de you wrote:
Thanks. I tested it on my faulting ppc4xx platform (sequoia). And the problem
is gone now, so thanks.
Thanks for testing.
But I've spotted a problem with other platforms in this patch. See below...
...
-#define ffs
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls implementations
were defined away. This patch corrects that by using PLATFORM_xxx
instead of the name
Wolfgang Denk w...@denx.de wrote on 17/09/2009 14:53:59:
Dear Joakim Tjernlund,
Dear me :)
In message OF680476D5.A9D9D259-ONC1257634.00449AC4-C1257634.
00451...@transmode.se you wrote:
But why has the GOT table to fit into built-in CPU memory? When we
are about to relocate U-Boot to
Hi,
Unsetting BUILD_DIR solved the problem.
Of course /u-boot-2009.08_build/cpu/leon3/start.S does not exist here. I´ll try
to figure out what´s wrong in the Makefile.
Thanks.
Best regards,
Tobias Kraitschy
-Original Message-
From: Jerry Van Baren [mailto:gerald.vanba...@ge.com]
On Sep 17, 2009, at 8:15 AM, Simon Kagstrom wrote:
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls
implementations
were defined away. This
On Thursday 17 September 2009 15:15:52 Simon Kagstrom wrote:
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls implementations
were defined
On Thursday 17 September 2009 16:22:12 Simon Kagstrom wrote:
You have the subject Correct ffs/fls regression for PowerPC etc twice
in the commit message, once in the email subject and once at the
beginning of the mail body.
Well, I'll admit that I haven't setup git to send emails yet, so
Joakim Tjernlund wrote:
+#ifdef CONFIG_FSL_I2C_CUSTOM_FDR
+ fdr = CONFIG_FSL_I2C_CUSTOM_FDR;
+ speed = i2c_clk / divider; /* Fake something */
How about setting 'speed' to CONFIG_SYS_I2C_SPEED?
--
Timur Tabi
Linux kernel developer at Freescale
Dear Wolfgang Denk Magnus Lilja:
I am u-boot maintainer of Freescale i.MX team.
I have two mail accounts:
fanyef...@gmail.com and r01...@freescale.com.
I will use both of them.
Best Regards
Fred.Fan
___
U-Boot mailing list
I've found some problems because the cache is enabled, I don't see any
place where you disable it.
Are you sure you have this controlled properly?
--
Javier Martin
Vista Silicon S.L.
CDTUC - FASE C - Oficina S-345
Avda de los Castros s/n
39005- Santander. Cantabria. Spain
+34 942 25 32 60
We finally solved our DRAM timing problem so I wanted to follow up on
my question.
On Fri, Sep 4, 2009 at 1:41 AM, Frank Svendsbøe
frank.svends...@gmail.com wrote:
Hi Mikhail,
Burst mode UPM setup is not trivial, and it is quite amount of work to
go through your table, so
I'm not surprised
General code cleanup to use in/out IO accessors as well as making
the code that prints out info sane between board and generic fsl pci
code.
Signed-off-by: Kumar Gala ga...@kernel.crashing.org
---
board/freescale/p1_p2_rdb/pci.c | 38 --
Use new fsl_pci_init_port() that reduces amount of duplicated code in the
board ports, use IO accessors and clean up printing of status info.
Signed-off-by: Kumar Gala ga...@kernel.crashing.org
---
board/freescale/p2020ds/p2020ds.c | 150 -
1 files changed,
Dear Javier Martin:
2009/9/17, javier Martin javier.mar...@vista-silicon.com:
I've found some problems because the cache is enabled, I don't see any
place where you disable it.
[Fred] Do you means D-cache is enabled? There are no mmu enabled, D-cache
should be disabled as default setting.
Hello, I thought I'd ask here before I go and make a mess of my code:
what's the easiest way to configure my board to have SMC1 use BRG1,
SCC4 use BRG2, and make my BRG1 and BRG2 use CLK2 as an input clock?
I looked over the code and it looked like most of this is hard-coded
in the serial.c file
On Thu, 2009-09-17 at 09:06 +0200, Joakim Tjernlund wrote:
When preparing the ppc relocation patches I noticed that the gcc
-mrelocatable compiler flag increases the .reloc section by 3 or 4
Kbytes. I did a compile test, and this increase pushes the ALPR board
back over 256K (it
All,
I am having issues getting EMAC1 working alongside EMAC0. We need
both EMACs running at the same time in U-Boot (U-Boot handles the PHY
configuration, since the VxWorks implementation of PHY initialization
is buggy).
What I have done is this:
In net/eth.c I have modified the
Joakim Tjernlund wrote:
+#ifdef CONFIG_FSL_I2C_CUSTOM_FDR
+ fdr = CONFIG_FSL_I2C_CUSTOM_FDR;
+ speed = i2c_clk / divider; /* Fake something */
How about setting 'speed' to CONFIG_SYS_I2C_SPEED?
Naa, if you want that you just pass CONFIG_SYS_I2C_SPEED to
i2c_init(),
Hi Jonathan ,
Jonathan Haws wrote:
All,
I am having issues getting EMAC1 working alongside EMAC0. We need
both EMACs running at the same time in U-Boot (U-Boot handles the PHY
configuration, since the VxWorks implementation of PHY initialization
is buggy).
What I have done is this:
Dears,
It is possible booting Linux from SD Card or USB mass storage device?
I am using U-boot 1.3.2.
Thanks in advance,
Marcos Cunha
Instituto Atlântico
Electrical Engineer
___
U-Boot mailing list
U-Boot@lists.denx.de
Hi,
SD boot is possible. I already got it working on at91sam9g20.
But just first chance your release.
First go to 2009.08 and try to get it working.
Then you have to check if an sd driver for your CPU already implemented.
bye
Konrad
___
U-Boot
Dear Jonathan Haws,
In message bb99a6ba28709744bf22a68e6d7eb51f0324bbb...@midas.usurf.usu.edu you
wrote:
I am having issues getting EMAC1 working alongside EMAC0. We need
both EMACs running at the same time in U-Boot (U-Boot handles the PHY
configuration, since the VxWorks implementation
Dear Simon Kagstrom,
In message 20090917151552.013d4...@marrow.netinsight.se you wrote:
Correct ffs/fls regression for PowerPC etc
Commits
02f99901ed1c9d828e3ea117f94ce2264bf8389e
52d61227b66d4099b39c8309ab37cb67ee09a405
introduced a regression where platform-specific ffs/fls
Hello,
I would like to post a problem I am encountering regarding Uboot
1.1.3 and USB.
My processor is an AMD 1550. In short I am seeing the following error
when I execute
The usb start command. I also noticed that a CTL:Timeout occurs. It
appears the Uboot
can see the device, but for
Dear Stephen Banville,
In message 54ac63178735ed46bac5f5e668a9f224de8...@alfalfa.fortresstech.com
you wrote:
I would like to post a problem I am encountering regarding Uboot
1.1.3 and USB.
U-Boot 1.1.3 is more trhan 4 years old. Guess what? A *lot* of things
have changed since.
In
On Thu, Sep 17, 2009 at 10:53 PM, Wolfgang Denk w...@denx.de wrote:
Dear Joakim Tjernlund,
In message
of680476d5.a9d9d259-onc1257634.00449ac4-c1257634.00451...@transmode.se you
wrote:
But why has the GOT table to fit into built-in CPU memory? When we
are about to relocate U-Boot to
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with
Add boot from NAND/eSDHC/eSPI description
Signed-off-by: Mingkai Hu mingkai...@freescale.com
---
No change over v2, it comes here for the pick up convience.
doc/README.mpc8536ds | 127 ++
1 files changed, 127 insertions(+), 0 deletions(-)
Signed-off-by: Mingkai Hu mingkai...@freescale.com
---
Makefile|4 +---
include/configs/MPC8536DS.h |2 +-
2 files changed, 2 insertions(+), 4 deletions(-)
diff --git a/Makefile b/Makefile
index 0b61d05..99837a3 100644
--- a/Makefile
+++ b/Makefile
@@ -2448,9 +2448,7
Signed-off-by: Mingkai Hu mingkai...@freescale.com
---
Sorry for the spam, ingnor the [PATCH] mpc8536: simplify the top makefile for
36-bit config,
this is the new version.
Makefile|4 +---
include/configs/MPC8536DS.h |2 +-
2 files changed, 2 insertions(+), 4
Hi, everyone
I'm using U-boot 2009-03.
U-boot hangs in nand_init() function.
I found the routine kmalloc in nand_scan_tail() cause U-boot reset.
int nand_scan_tail(struct mtd_info *mtd)
{
int i;
struct nand_chip *chip = mtd-priv;
if (!(chip-options NAND_OWN_BUFFERS)) {
Hi All,.
I wanted to know the meaning of Device Offset in the config file
(fw_env.config).
I used it as
MTD device name Device offset Env. size Flash sector size
Number of sectors
/dev/mtd0 0x0x1000 0x1
The partition mtd0 contains uboot as
Hi Jonathan,
On Thursday 17 September 2009 20:00:42 Jonathan Haws wrote:
I am having issues getting EMAC1 working alongside EMAC0. We need
both EMACs running at the same time in U-Boot (U-Boot handles the PHY
configuration, since the VxWorks implementation of PHY initialization
is buggy).
Graeme Russ graeme.r...@gmail.com wrote on 17/09/2009 23:57:56:
On Thu, Sep 17, 2009 at 10:53 PM, Wolfgang Denk w...@denx.de wrote:
Dear Joakim Tjernlund,
In message OF680476D5.A9D9D259-ONC1257634.00449AC4-C1257634.
00451...@transmode.se you wrote:
But why has the GOT table to fit
82 matches
Mail list logo
