Re: [U-Boot] [PATCH v2] armv8: fsl-lsch3: Conditionally Remove errata a0009203 from lsch3 init

2017-03-28 Thread york sun
On 02/23/2017 02:27 AM, Ashish Kumar wrote:
>  This i2c errata is only valid for LS2080A and its variants,
>  namely LS2080A, LS2085A and LS2088A
>
> Signed-off-by: Ashish Kumar 
> ---
> v2:
>  Change Descristion to make it more specific about impacted SoC

Minor adjustment to subject and commit message. Applied to fsl-qoriq 
master, awaiting upstream. Thanks.

York

___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot


[U-Boot] [PATCH v2] armv8: fsl-lsch3: Conditionally Remove errata a0009203 from lsch3 init

2017-02-23 Thread Ashish Kumar
 This i2c errata is only valid for LS2080A and its variants,
 namely LS2080A, LS2085A and LS2088A

Signed-off-by: Ashish Kumar 
---
v2:
 Change Descristion to make it more specific about impacted SoC

 arch/arm/cpu/armv8/fsl-layerscape/Kconfig | 4 
 arch/arm/cpu/armv8/fsl-layerscape/soc.c   | 4 
 2 files changed, 8 insertions(+)

diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig 
b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
index 64fae17..29bc756 100644
--- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
+++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
@@ -72,6 +72,7 @@ config ARCH_LS2080A
select SYS_FSL_ERRATUM_A009803
select SYS_FSL_ERRATUM_A009942
select SYS_FSL_ERRATUM_A010165
+   select SYS_FSL_ERRATUM_A009203
select ARCH_EARLY_INIT_R
select BOARD_EARLY_INIT_F
 
@@ -279,6 +280,9 @@ config SYS_FSL_SDHC_CLK_DIV
  clock, in another word SDHC_clk = Platform_clk / this_divider.
 endmenu
 
+config SYS_FSL_ERRATUM_A009203
+   bool
+
 config SYS_FSL_ERRATUM_A008336
bool
 
diff --git a/arch/arm/cpu/armv8/fsl-layerscape/soc.c 
b/arch/arm/cpu/armv8/fsl-layerscape/soc.c
index d64fe7b..1e95540 100644
--- a/arch/arm/cpu/armv8/fsl-layerscape/soc.c
+++ b/arch/arm/cpu/armv8/fsl-layerscape/soc.c
@@ -153,6 +153,7 @@ static void erratum_rcw_src(void)
  * This erratum requires setting glitch_en bit to enable
  * digital glitch filter to improve clock stability.
  */
+#ifdef CONFIG_SYS_FSL_ERRATUM_A009203
 static void erratum_a009203(void)
 {
u8 __iomem *ptr;
@@ -179,6 +180,7 @@ static void erratum_a009203(void)
 #endif
 #endif
 }
+#endif
 
 void bypass_smmu(void)
 {
@@ -192,7 +194,9 @@ void fsl_lsch3_early_init_f(void)
 {
erratum_rcw_src();
init_early_memctl_regs();   /* tighten IFC timing */
+#ifdef CONFIG_SYS_FSL_ERRATUM_A009203
erratum_a009203();
+#endif
erratum_a008514();
erratum_a008336();
 #ifdef CONFIG_CHAIN_OF_TRUST
-- 
1.9.1

___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot