On 31 March 2017 at 22:23, Simon Glass wrote:
>
> On 29 March 2017 at 13:20, Philipp Tomsich
> wrote:
> > The RK3399 hangs during DMA of the Designware MMC controller, when
> > performing DMA-based transactions in SPL due to the DDR
On 29 March 2017 at 13:20, Philipp Tomsich
wrote:
> The RK3399 hangs during DMA of the Designware MMC controller, when
> performing DMA-based transactions in SPL due to the DDR security settings
> left behind by the BootROM (i.e. accesses to the first MB of
Hi Philipp,
On 03/30/2017 03:20 AM, Philipp Tomsich wrote:
The RK3399 hangs during DMA of the Designware MMC controller, when
performing DMA-based transactions in SPL due to the DDR security settings
left behind by the BootROM (i.e. accesses to the first MB of DRAM are
restricted... however,
The RK3399 hangs during DMA of the Designware MMC controller, when
performing DMA-based transactions in SPL due to the DDR security settings
left behind by the BootROM (i.e. accesses to the first MB of DRAM are
restricted... however, the DMA is likely to target this first MB, as it
transfers
4 matches
Mail list logo