From: Jan Luebbe <[email protected]>

---
I've tested it with probes A1,A2,A3 and B7 at up to 200MHz with
a 9600 baud UART and a 24MHz clock. It seems to work just fine.

 hardware/zeroplus-logic-cube/api.c |    1 +
 1 file changed, 1 insertion(+)

diff --git a/hardware/zeroplus-logic-cube/api.c 
b/hardware/zeroplus-logic-cube/api.c
index 240de8e..5d0ba63 100644
--- a/hardware/zeroplus-logic-cube/api.c
+++ b/hardware/zeroplus-logic-cube/api.c
@@ -42,6 +42,7 @@ struct zp_model {
  * same 128K sample depth.
  */
 static const struct zp_model zeroplus_models[] = {
+       {0x0c12, 0x7002, "LAP-16128U",    16, 128,  200},
        {0x0c12, 0x7009, "LAP-C(16064)",  16, 64,   100},
        {0x0c12, 0x700a, "LAP-C(16128)",  16, 128,  200},
        /* TODO: We don't know anything about these.
-- 
1.7.10.4


------------------------------------------------------------------------------
Precog is a next-generation analytics platform capable of advanced
analytics on semi-structured data. The platform includes APIs for building
apps and a phenomenal toolset for data science. Developers can use
our toolset for easy data analysis & visualization. Get a free account!
http://www2.precog.com/precogplatform/slashdotnewsletter
_______________________________________________
sigrok-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/sigrok-devel

Reply via email to