Module Name:    src
Committed By:   rin
Date:           Fri May 20 15:09:15 UTC 2022

Modified Files:
        src/sys/arch/evbarm/marvell: marvell_start.S

Log Message:
Fix typo for the previous. No binary changes.


To generate a diff of this commit:
cvs rdiff -u -r1.12 -r1.13 src/sys/arch/evbarm/marvell/marvell_start.S

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/arch/evbarm/marvell/marvell_start.S
diff -u src/sys/arch/evbarm/marvell/marvell_start.S:1.12 src/sys/arch/evbarm/marvell/marvell_start.S:1.13
--- src/sys/arch/evbarm/marvell/marvell_start.S:1.12	Fri May 20 15:04:15 2022
+++ src/sys/arch/evbarm/marvell/marvell_start.S	Fri May 20 15:09:15 2022
@@ -1,4 +1,4 @@
-/*	$NetBSD: marvell_start.S,v 1.12 2022/05/20 15:04:15 rin Exp $ */
+/*	$NetBSD: marvell_start.S,v 1.13 2022/05/20 15:09:15 rin Exp $ */
 /*
  * Copyright (C) 2005, 2006 WIDE Project and SOUM Corporation.
  * All rights reserved.
@@ -66,7 +66,7 @@
 #include <evbarm/marvell/marvellreg.h>
 #include "assym.h"
 
-RCSID("$NetBSD: marvell_start.S,v 1.12 2022/05/20 15:04:15 rin Exp $")
+RCSID("$NetBSD: marvell_start.S,v 1.13 2022/05/20 15:09:15 rin Exp $")
 
 #ifndef SDRAM_START
 #define SDRAM_START	0x00000000
@@ -116,9 +116,9 @@ _C_LABEL(marvell_start):
 	 * For now, disable L2 unconditionally ifdef CPU_SHEEVA.
 	 * Not working for older CPUs.
 	 */
-	.word	0x115f3fee	/* mrc r15, 1, r5, r15, r1, 0 */
+	.word	0x115f3fee	/* mrc r15, 1, r5, c15, c1, 0 */
 	.word	0x0155c5e3	/* bic r5, r5, #0x400000 */
-	.word	0x115f2fee	/* mcr r15, 1, r5, r15, r1, 0 */
+	.word	0x115f2fee	/* mcr r15, 1, r5, c15, c1, 0 */
 
 	/* Flush prefetch buffer. */
 	.word	0x0000a0e1	/* nop */

Reply via email to