Module Name:    src
Committed By:   matt
Date:           Sun Jul 15 07:31:19 UTC 2012

Modified Files:
        src/sys/dev/mii: miidevs.h miidevs_data.h

Log Message:
Regen.


To generate a diff of this commit:
cvs rdiff -u -r1.110 -r1.111 src/sys/dev/mii/miidevs.h
cvs rdiff -u -r1.98 -r1.99 src/sys/dev/mii/miidevs_data.h

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/dev/mii/miidevs.h
diff -u src/sys/dev/mii/miidevs.h:1.110 src/sys/dev/mii/miidevs.h:1.111
--- src/sys/dev/mii/miidevs.h:1.110	Fri Apr  6 18:49:44 2012
+++ src/sys/dev/mii/miidevs.h	Sun Jul 15 07:31:18 2012
@@ -1,10 +1,10 @@
-/*	$NetBSD: miidevs.h,v 1.110 2012/04/06 18:49:44 matt Exp $	*/
+/*	$NetBSD: miidevs.h,v 1.111 2012/07/15 07:31:18 matt Exp $	*/
 
 /*
  * THIS FILE AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *	NetBSD: miidevs,v 1.107 2012/04/06 18:49:17 matt Exp
+ *	NetBSD: miidevs,v 1.108 2012/07/15 07:30:57 matt Exp
  */
 
 /*-
@@ -135,6 +135,8 @@
 #define	MII_STR_ATTANSIC_L2	"L2 10/100 PHY"
 #define	MII_MODEL_ATTANSIC_AR8021	0x0004
 #define	MII_STR_ATTANSIC_AR8021	"Atheros AR8021 10/100/1000 PHY"
+#define	MII_MODEL_ATTANSIC_AR8035	0x0007
+#define	MII_STR_ATTANSIC_AR8035	"Atheros AR8035 10/100/1000 PHY"
 
 /* Altima Communications PHYs */
 /* Don't know the model for ACXXX */

Index: src/sys/dev/mii/miidevs_data.h
diff -u src/sys/dev/mii/miidevs_data.h:1.98 src/sys/dev/mii/miidevs_data.h:1.99
--- src/sys/dev/mii/miidevs_data.h:1.98	Fri Apr  6 18:49:45 2012
+++ src/sys/dev/mii/miidevs_data.h	Sun Jul 15 07:31:19 2012
@@ -1,10 +1,10 @@
-/*	$NetBSD: miidevs_data.h,v 1.98 2012/04/06 18:49:45 matt Exp $	*/
+/*	$NetBSD: miidevs_data.h,v 1.99 2012/07/15 07:31:19 matt Exp $	*/
 
 /*
  * THIS FILE AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *	NetBSD: miidevs,v 1.107 2012/04/06 18:49:17 matt Exp
+ *	NetBSD: miidevs,v 1.108 2012/07/15 07:30:57 matt Exp
  */
 
 /*-
@@ -43,6 +43,7 @@ struct mii_knowndev mii_knowndevs[] = {
  { MII_OUI_ATTANSIC, MII_MODEL_ATTANSIC_L1, MII_STR_ATTANSIC_L1 },
  { MII_OUI_ATTANSIC, MII_MODEL_ATTANSIC_L2, MII_STR_ATTANSIC_L2 },
  { MII_OUI_ATTANSIC, MII_MODEL_ATTANSIC_AR8021, MII_STR_ATTANSIC_AR8021 },
+ { MII_OUI_ATTANSIC, MII_MODEL_ATTANSIC_AR8035, MII_STR_ATTANSIC_AR8035 },
  { MII_OUI_ALTIMA, MII_MODEL_ALTIMA_ACXXX, MII_STR_ALTIMA_ACXXX },
  { MII_OUI_ALTIMA, MII_MODEL_ALTIMA_AC101, MII_STR_ALTIMA_AC101 },
  { MII_OUI_ALTIMA, MII_MODEL_ALTIMA_AC101L, MII_STR_ALTIMA_AC101L },

Reply via email to