Module Name:    src
Committed By:   matt
Date:           Sat Jan 26 07:09:42 UTC 2013

Modified Files:
        src/lib/libc/arch/arm: Makefile.inc
        src/lib/libc/arch/arm/gen: Makefile.inc

Log Message:
When building for earm*, compile __aeabi_[df]cmpun.c and __aeabi_[il]div0.c


To generate a diff of this commit:
cvs rdiff -u -r1.17 -r1.18 src/lib/libc/arch/arm/Makefile.inc
cvs rdiff -u -r1.20 -r1.21 src/lib/libc/arch/arm/gen/Makefile.inc

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/lib/libc/arch/arm/Makefile.inc
diff -u src/lib/libc/arch/arm/Makefile.inc:1.17 src/lib/libc/arch/arm/Makefile.inc:1.18
--- src/lib/libc/arch/arm/Makefile.inc:1.17	Fri Jan 11 13:55:25 2013
+++ src/lib/libc/arch/arm/Makefile.inc	Sat Jan 26 07:09:41 2013
@@ -1,4 +1,4 @@
-# $NetBSD: Makefile.inc,v 1.17 2013/01/11 13:55:25 matt Exp $
+# $NetBSD: Makefile.inc,v 1.18 2013/01/26 07:09:41 matt Exp $
 
 .include <bsd.own.mk>
 
@@ -9,7 +9,6 @@ CPPFLAGS += -I.
 .if ${MACHINE_ARCH} == "earm" || ${MACHINE_ARCH} == "earmeb"
 SRCS+=	__aeabi_ldivmod.S __aeabi_uldivmod.S
 SRCS+=	__aeabi_lcmp.c __aeabi_ulcmp.c
-#SRCS+=	__aeabi_idiv0.c __aeabi_ldiv0.c
 SRCS+=	fixunsgen_ieee754.c fixunssfsi_ieee754.c
 SRCS+=	fixunsgen64_ieee754.c fixunsdfsi_ieee754.c
 .endif

Index: src/lib/libc/arch/arm/gen/Makefile.inc
diff -u src/lib/libc/arch/arm/gen/Makefile.inc:1.20 src/lib/libc/arch/arm/gen/Makefile.inc:1.21
--- src/lib/libc/arch/arm/gen/Makefile.inc:1.20	Tue Oct 30 12:42:37 2012
+++ src/lib/libc/arch/arm/gen/Makefile.inc	Sat Jan 26 07:09:41 2013
@@ -1,4 +1,4 @@
-# $NetBSD: Makefile.inc,v 1.20 2012/10/30 12:42:37 christos Exp $
+# $NetBSD: Makefile.inc,v 1.21 2013/01/26 07:09:41 matt Exp $
 
 SRCS+=	alloca.S byte_swap_2.S byte_swap_4.S bswap64.c divsi3.S \
 	fabs.c flt_rounds.c modsi3.S umodsi3.S divide.S divsi3.S udivsi3.S
@@ -11,6 +11,11 @@ SRCS+=	isinff_ieee754.c isinfd_ieee754.c
 SRCS+=	isnanf_ieee754.c isnand_ieee754.c
 SRCS+=	signbitf_ieee754.c signbitd_ieee754.c
 
+.if ${MACHINE_ARCH:Mearm*} != ""
+SRCS+=	__aeabi_fcmpun.c __aeabi_dcmpun.c
+SRCS+=	__aeabi_idiv0.c __aeabi_ldiv0.c
+.endif
+
 SRCS+=	nanf.c
 
 SRCS+=	setjmp.S

Reply via email to