Module Name:    src
Committed By:   jmcneill
Date:           Fri Feb 27 18:52:20 UTC 2015

Modified Files:
        src/sys/arch/arm/cortex: a9_mpsubr.S

Log Message:
skip a TLBIALL on Cortex-A5 that stops my odroid-c1 from booting, ok matt


To generate a diff of this commit:
cvs rdiff -u -r1.28 -r1.29 src/sys/arch/arm/cortex/a9_mpsubr.S

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/arch/arm/cortex/a9_mpsubr.S
diff -u src/sys/arch/arm/cortex/a9_mpsubr.S:1.28 src/sys/arch/arm/cortex/a9_mpsubr.S:1.29
--- src/sys/arch/arm/cortex/a9_mpsubr.S:1.28	Sat Feb  7 17:14:32 2015
+++ src/sys/arch/arm/cortex/a9_mpsubr.S	Fri Feb 27 18:52:20 2015
@@ -1,4 +1,4 @@
-/*	$NetBSD: a9_mpsubr.S,v 1.28 2015/02/07 17:14:32 jmcneill Exp $	*/
+/*	$NetBSD: a9_mpsubr.S,v 1.29 2015/02/27 18:52:20 jmcneill Exp $	*/
 /*-
  * Copyright (c) 2012 The NetBSD Foundation, Inc.
  * All rights reserved.
@@ -207,9 +207,11 @@ arm_cpuinit:
 #endif
 	mcr	p15, 0, r1, c2, c0, 2	// TTBCR write
 
+#if !defined(CPU_CORTEXA5)
 	XPUTC(#73)
 	mov	r1, #0
 	mcr	p15, 0, r1, c8, c7, 0	// TLBIALL (just this core)
+#endif
 
 	XPUTC(#74)
 	mov	r1, #0			// get KERNEL_PID

Reply via email to