CVSROOT:        /cvs
Module name:    src
Changes by:     [email protected]    2009/04/12 11:55:21

Modified files:
        sys/arch/sgi/xbow: xbridge.c 

Log message:
Add code to prevent the MI pci code to cause IOC3 devices to freeze and
hog the bus, and also to fake a valid interrupt register. The IOC3 device
is not a PCI device at all, but pretends to be one. Except its own
registers overlap the PCI configuration space, and some flavours do not
support disabling memory space in the control register, violating the PCI
specs. Fun.

Reply via email to