CVSROOT: /cvs Module name: src Changes by: [email protected] 2023/11/20 09:10:37
Modified files:
sys/arch/riscv64/riscv64: exception.S
Log message:
Make sure the low two bits of stvec are always zero (since we don't use
vectored exceptions) by adding an alignment constraint to cpu_exception_handler.
