Hi! On Wednesday 20 February 2008, you wrote: > A spi transfer with zero length is not invalid. Such transfer can be > used to achieve delay before first CLK edge after chipselect assertion. How long will be that delay?
If they are really users of that kind of thing, this should be fixed by adding a "delay_us_before_xfer" field in the struct spi_transfer. Have you tested it? I think if you start a transfer with 0 len, the ENDRX bit will never rise, however, I'm not sure about this. Regards Marc ------------------------------------------------------------------------- This SF.net email is sponsored by: Microsoft Defy all challenges. Microsoft(R) Visual Studio 2008. http://clk.atdmt.com/MRT/go/vse0120000070mrt/direct/01/ _______________________________________________ spi-devel-general mailing list [email protected] https://lists.sourceforge.net/lists/listinfo/spi-devel-general
