Hi,

It looks like a bad SDRAM phase set on the system board. Not sure.

Could you please check (good vs bad)?

a. SDRAM phase telnet/ssh session:

> cat /var/log/fpga_sdram_phase


b. Sensor phase:
http://192.168.0.9/parsedit.php?CLK_FPGA&CLK_SENSOR&SENSOR_PHASE&refresh&immediate

Best regards,
Oleg Dzhimiev
Electronics Engineer
phone: +1 801 783 5555 x124
Elphel, Inc.
_______________________________________________
Support-list mailing list
Support-list@support.elphel.com
http://support.elphel.com/mailman/listinfo/support-list_support.elphel.com

Reply via email to