Author: mmel
Date: Sat Oct 1 03:35:03 2016
New Revision: 306550
URL: https://svnweb.freebsd.org/changeset/base/306550
Log:
TEGRA: Extend timeout for PLLs lock to 5 ms. Real lock time for PLLA
has been very near to old limit.
Modified:
head/sys/arm/nvidia/tegra124/tegra124_clk_pll.c
Modified: head/sys/arm/nvidia/tegra124/tegra124_clk_pll.c
==============================================================================
--- head/sys/arm/nvidia/tegra124/tegra124_clk_pll.c Sat Oct 1 03:24:53
2016 (r306549)
+++ head/sys/arm/nvidia/tegra124/tegra124_clk_pll.c Sat Oct 1 03:35:03
2016 (r306550)
@@ -86,7 +86,7 @@ enum pll_type {
#define PLLRE_IDDQ_BIT 16
#define PLLSS_IDDQ_BIT 19
-#define PLL_LOCK_TIMEOUT 1000
+#define PLL_LOCK_TIMEOUT 5000
/* Post divider <-> register value mapping. */
struct pdiv_table {
_______________________________________________
svn-src-head@freebsd.org mailing list
https://lists.freebsd.org/mailman/listinfo/svn-src-head
To unsubscribe, send any mail to "svn-src-head-unsubscr...@freebsd.org"
