Has anybody toyed with using TT to generate Verilog (a hardware description language). I have started to use TT for that purpose. Just wondering if anybodelse has been there, done that.

Reply via email to