On 09/17/08 02:41, Li, Aubrey wrote:
> Hi Bill,
>
> Bill.Holler wrote:
>
>   
>> updated 3301 Should check for HPET support before enabling Deep
>>     
>
> It doesn't work on my side.
> In case something wrong in hpet gate, I uses onnv_97 as my kernel build.
> And I got:
> =======================================================
> $ cat mdb/cpi_xmaxeax.txt                                      
> ::walk cpu | ::print cpu_t cpu_m | ::print -t "struct machcpu" mcpu_cpi
> | ::print -t "struct cpuid_info" cpi_xmaxeax
> $ cat mdb/cpi_xmaxeax.txt | pfexec mdb -k
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> uint_t cpi_xmaxeax = 0
> =======================================================
> This is weird, because on onnv_95, cpi_xmaxeax = 0x80000008 on my side.
> I also tried the head(Rev7623) of onnv-gate, this issue remains.
> I posted it here to see if it's a known bug. 
>
> Thanks,
> -Aubrey
> _______________________________________________
> tesla-dev mailing list
> tesla-dev at opensolaris.org
> http://mail.opensolaris.org/mailman/listinfo/tesla-dev
>   

Something stepped on cpi_xmaxeax.  :-(
A memory write breakpoint on cpuid_info0.cpi_xmaxeax fires
in boot in cpuid_pass2:
[0]> :c
kmdb: stop on write of [cpuid_info0+0xc0, cpuid_info0+0xc1)
kmdb: target stopped at:
cpuid_pass2+0x23a:      movl   $0x0,0x8(%r12)

Instruction cpuid_pass2+0x232 triggered the breakpoint.
mdb reports the instruction *after* the instruction that hit
triggered the break point.

cpuid_pass2+0x22c:              jne    +0x10b   <cpuid_pass2+0x33d>
cpuid_pass2+0x232:              movl   $0xb,(%r12)
cpuid_pass2+0x23a:              movl   $0x0,0x8(%r12)

%r12 contains the address of cpi_xmaxeax.

None of the C source for cpuid_pass2 writes to cpi_xmaxeax.
I am looking into the assembly to match this line with the C code.


It looks like we also need to add code in cpuid_pass1's extended-
cpuid section to get 0x80000007 TSC info.

Regards,
Bill

Reply via email to