Mark Haywood wrote:
> Li, Aubrey wrote:
>> Hi Mark,
>>
>> I noticed local APIC timer is used by cbe in the current system.
>>
>> And I got the following note from "Intel(r) 64 and IA-32 Architectures
>> Software Developer's Manual Volume 3A: System Programming Guide, Part 1"
>>
>> ----note----
>> The APIC timer may temporarily stop while the processor is in deep
>> C-states or during transitions caused by Enhanced Intel SpeedStep(r)
>> Technology.
>> ----note end----
>>
>> Did you see the timer stop on any platform?
>> Did you encounter any problem? 
>> I didn't see any code care about this issue during the speed transition,
>> ;-)
> 
> There isn't any code to handle this because we were unaware of the 
> possibility. Maybe we should check with Len concerning the validity of 
> the statement and/or whether it only applies to certain family/models.

We've certainly been told repeatedly about this, and I'm assuming it's 
coming, if not now, then soon.

> No, I've never knowingly encountered a problem.

Me either, yet.

Reply via email to