Wow...this took some research time...but I think I found interesting stuff
in the ATMEGA specs in the External Interrupts section on pages 86-87.
From my reading, a level triggered int needs to last for 1 micro-sec,
and/or at least one instruction cycle. You may want to do your own
hermeneutics as I didn't read all that carefully. And an edge triggered
int needs a 50 nano-sec pulse.
MS
patrick kuckertz wrote:
Dear all,
I am using Mica2 motes and I wonder how long the length of an interrupt
has to be, so that the mote detects it.
The interrupt has to use a voltage level of 3V and a duration of 1 clock
cycle up to 3 clock cycles, is that right?
Best Regards,
Patrick Kuckertz
------------------------------------------------------------------------
Get your own web address for just $1.99/1st yr <
http://us.rd.yahoo.com/evt=43290/*http://smallbusiness.yahoo.com/domains>.
We'll help. Yahoo! Small Business
<http://us.rd.yahoo.com/evt=41244/*http://smallbusiness.yahoo.com/>.
------------------------------------------------------------------------
_______________________________________________
Tinyos-help mailing list
[email protected]
https://mail.millennium.berkeley.edu/cgi-bin/mailman/listinfo/tinyos-help
_______________________________________________
Tinyos-help mailing list
[email protected]
https://mail.millennium.berkeley.edu/cgi-bin/mailman/listinfo/tinyos-help
