Add the option to allow building a RISC-V system big-endian. This has been tested against our big-endian qemu/cva6 system and is the minimal base to allow a system to run big-endian.
We don't yet address IO endian which has been an interesting issue, as some code seems to assume big-endian means big-endian IO.
