commit: http://blackfin.uclinux.org/git/?p=u-boot;a=commitdiff;h=4619223713db49424945244d6be99330d154e9a7
branch: http://blackfin.uclinux.org/git/?p=u-boot;a=shortlog;h=refs/heads/trunk

Signed-off-by: Sonic Zhang <sonic.zh...@analog.com>
---
 arch/blackfin/include/asm/mach-bf609/BF609_cdef.h |  363 +--------------------
 1 files changed, 2 insertions(+), 361 deletions(-)

diff --git a/arch/blackfin/include/asm/mach-bf609/BF609_cdef.h b/arch/blackfin/include/asm/mach-bf609/BF609_cdef.h
index 848c79c..c590031 100644
--- a/arch/blackfin/include/asm/mach-bf609/BF609_cdef.h
+++ b/arch/blackfin/include/asm/mach-bf609/BF609_cdef.h
@@ -48,7 +48,8 @@
 #define bfin_read_SEC_FCTL()		bfin_read32(SEC0_FCTL)
 #define bfin_write_SEC_FCTL(val)	bfin_write32(SEC0_FCTL, val)
 #define bfin_read_SEC_SCTL(sid)		bfin_read32((SEC0_SCTL0 + (sid) * 8))
-#define bfin_write_SEC_SCTL(sid, val)	bfin_write32((SEC0_SCTL0 + (sid) * 8), val)
+#define bfin_write_SEC_SCTL(sid, val)	bfin_write32((SEC0_SCTL0 \
+	+ (sid) * 8), val)
 
 #define bfin_read_SMC_GCTL() bfin_read32(SMC_GCTL)
 #define bfin_write_SMC_GCTL(val) bfin_write32(SMC_GCTL, val)
@@ -86,246 +87,6 @@
 #define bfin_write_USB_APHY_CNTRL(val) bfin_write8(USB_PHY_CTL, val)
 #define bfin_read_USB_APHY_CNTRL() bfin_read8(USB_PHY_CTL)
 
-#define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_DSCPTR_NXT)
-#define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_DSCPTR_NXT, val)
-#define bfin_read_DMA0_START_ADDR() bfin_readPTR(DMA0_ADDRSTART)
-#define bfin_write_DMA0_START_ADDR(val) bfin_writePTR(DMA0_ADDRSTART, val)
-#define bfin_read_DMA0_CONFIG() bfin_read32(DMA0_CFG)
-#define bfin_write_DMA0_CONFIG(val) bfin_write32(DMA0_CFG, val)
-#define bfin_read_DMA0_X_COUNT() bfin_read32(DMA0_XCNT)
-#define bfin_write_DMA0_X_COUNT(val) bfin_write32(DMA0_XCNT, val)
-#define bfin_read_DMA0_X_MODIFY() bfin_read32(DMA0_XMOD)
-#define bfin_write_DMA0_X_MODIFY(val) bfin_write32(DMA0_XMOD, val)
-#define bfin_read_DMA0_Y_COUNT() bfin_read32(DMA0_YCNT)
-#define bfin_write_DMA0_Y_COUNT(val) bfin_write32(DMA0_YCNT, val)
-#define bfin_read_DMA0_Y_MODIFY() bfin_read32(DMA0_YMOD)
-#define bfin_write_DMA0_Y_MODIFY(val) bfin_write32(DMA0_YMOD, val)
-#define bfin_read_DMA0_CURR_DESC_PTR() bfin_readPTR(DMA0_DSCPTR_CUR)
-#define bfin_write_DMA0_CURR_DESC_PTR(val) bfin_writePTR(DMA0_DSCPTR_CUR, val)
-#define bfin_read_DMA0_CURR_ADDR() bfin_readPTR(DMA0_ADDR_CUR)
-#define bfin_write_DMA0_CURR_ADDR(val) bfin_writePTR(DMA0_ADDR_CUR, val)
-#define bfin_read_DMA0_IRQ_STATUS() bfin_read32(DMA0_STAT)
-#define bfin_write_DMA0_IRQ_STATUS(val) bfin_write32(DMA0_STAT, val)
-#define bfin_read_DMA0_CURR_X_COUNT() bfin_read32(DMA0_XCNT_CUR)
-#define bfin_write_DMA0_CURR_X_COUNT(val) bfin_write32(DMA0_XCNT_CUR, val)
-#define bfin_read_DMA0_CURR_Y_COUNT() bfin_read32(DMA0_YCNT_CUR)
-#define bfin_write_DMA0_CURR_Y_COUNT(val) bfin_write32(DMA0_YCNT_CUR, val)
-#define bfin_read_DMA1_NEXT_DESC_PTR() bfin_readPTR(DMA1_DSCPTR_NXT)
-#define bfin_write_DMA1_NEXT_DESC_PTR(val) bfin_writePTR(DMA1_DSCPTR_NXT, val)
-#define bfin_read_DMA1_START_ADDR() bfin_readPTR(DMA1_ADDRSTART)
-#define bfin_write_DMA1_START_ADDR(val) bfin_writePTR(DMA1_ADDRSTART, val)
-#define bfin_read_DMA1_CONFIG() bfin_read32(DMA1_CFG)
-#define bfin_write_DMA1_CONFIG(val) bfin_write32(DMA1_CFG, val)
-#define bfin_read_DMA1_X_COUNT() bfin_read32(DMA1_XCNT)
-#define bfin_write_DMA1_X_COUNT(val) bfin_write32(DMA1_XCNT, val)
-#define bfin_read_DMA1_X_MODIFY() bfin_read32(DMA1_XMOD)
-#define bfin_write_DMA1_X_MODIFY(val) bfin_write32(DMA1_XMOD, val)
-#define bfin_read_DMA1_Y_COUNT() bfin_read32(DMA1_YCNT)
-#define bfin_write_DMA1_Y_COUNT(val) bfin_write32(DMA1_YCNT, val)
-#define bfin_read_DMA1_Y_MODIFY() bfin_read32(DMA1_YMOD)
-#define bfin_write_DMA1_Y_MODIFY(val) bfin_write32(DMA1_YMOD, val)
-#define bfin_read_DMA1_CURR_DESC_PTR() bfin_readPTR(DMA1_DSCPTR_CUR)
-#define bfin_write_DMA1_CURR_DESC_PTR(val) bfin_writePTR(DMA1_DSCPTR_CUR, val)
-#define bfin_read_DMA1_CURR_ADDR() bfin_readPTR(DMA1_ADDR_CUR)
-#define bfin_write_DMA1_CURR_ADDR(val) bfin_writePTR(DMA1_ADDR_CUR, val)
-#define bfin_read_DMA1_IRQ_STATUS() bfin_read32(DMA1_STAT)
-#define bfin_write_DMA1_IRQ_STATUS(val) bfin_write32(DMA1_STAT, val)
-#define bfin_read_DMA1_CURR_X_COUNT() bfin_read32(DMA1_XCNT_CUR)
-#define bfin_write_DMA1_CURR_X_COUNT(val) bfin_write32(DMA1_XCNT_CUR, val)
-#define bfin_read_DMA1_CURR_Y_COUNT() bfin_read32(DMA1_YCNT_CUR)
-#define bfin_write_DMA1_CURR_Y_COUNT(val) bfin_write32(DMA1_YCNT_CUR, val)
-#define bfin_read_DMA2_NEXT_DESC_PTR() bfin_readPTR(DMA2_DSCPTR_NXT)
-#define bfin_write_DMA2_NEXT_DESC_PTR(val) bfin_writePTR(DMA2_DSCPTR_NXT, val)
-#define bfin_read_DMA2_START_ADDR() bfin_readPTR(DMA2_ADDRSTART)
-#define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_ADDRSTART, val)
-#define bfin_read_DMA2_CONFIG() bfin_read32(DMA2_CFG)
-#define bfin_write_DMA2_CONFIG(val) bfin_write32(DMA2_CFG, val)
-#define bfin_read_DMA2_X_COUNT() bfin_read32(DMA2_XCNT)
-#define bfin_write_DMA2_X_COUNT(val) bfin_write32(DMA2_XCNT, val)
-#define bfin_read_DMA2_X_MODIFY() bfin_read32(DMA2_XMOD)
-#define bfin_write_DMA2_X_MODIFY(val) bfin_write32(DMA2_XMOD, val)
-#define bfin_read_DMA2_Y_COUNT() bfin_read32(DMA2_YCNT)
-#define bfin_write_DMA2_Y_COUNT(val) bfin_write32(DMA2_YCNT, val)
-#define bfin_read_DMA2_Y_MODIFY() bfin_read32(DMA2_YMOD)
-#define bfin_write_DMA2_Y_MODIFY(val) bfin_write32(DMA2_YMOD, val)
-#define bfin_read_DMA2_CURR_DESC_PTR() bfin_readPTR(DMA2_DSCPTR_CUR)
-#define bfin_write_DMA2_CURR_DESC_PTR(val) bfin_writePTR(DMA2_DSCPTR_CUR, val)
-#define bfin_read_DMA2_CURR_ADDR() bfin_readPTR(DMA2_ADDR_CUR)
-#define bfin_write_DMA2_CURR_ADDR(val) bfin_writePTR(DMA2_ADDR_CUR, val)
-#define bfin_read_DMA2_IRQ_STATUS() bfin_read32(DMA2_STAT)
-#define bfin_write_DMA2_IRQ_STATUS(val) bfin_write32(DMA2_STAT, val)
-#define bfin_read_DMA2_CURR_X_COUNT() bfin_read32(DMA2_XCNT_CUR)
-#define bfin_write_DMA2_CURR_X_COUNT(val) bfin_write32(DMA2_XCNT_CUR, val)
-#define bfin_read_DMA2_CURR_Y_COUNT() bfin_read32(DMA2_YCNT_CUR)
-#define bfin_write_DMA2_CURR_Y_COUNT(val) bfin_write32(DMA2_YCNT_CUR, val)
-#define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_DSCPTR_NXT)
-#define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_DSCPTR_NXT, val)
-#define bfin_read_DMA3_START_ADDR() bfin_readPTR(DMA3_ADDRSTART)
-#define bfin_write_DMA3_START_ADDR(val) bfin_writePTR(DMA3_ADDRSTART, val)
-#define bfin_read_DMA3_CONFIG() bfin_read32(DMA3_CFG)
-#define bfin_write_DMA3_CONFIG(val) bfin_write32(DMA3_CFG, val)
-#define bfin_read_DMA3_X_COUNT() bfin_read32(DMA3_XCNT)
-#define bfin_write_DMA3_X_COUNT(val) bfin_write32(DMA3_XCNT, val)
-#define bfin_read_DMA3_X_MODIFY() bfin_read32(DMA3_XMOD)
-#define bfin_write_DMA3_X_MODIFY(val) bfin_write32(DMA3_XMOD, val)
-#define bfin_read_DMA3_Y_COUNT() bfin_read32(DMA3_YCNT)
-#define bfin_write_DMA3_Y_COUNT(val) bfin_write32(DMA3_YCNT, val)
-#define bfin_read_DMA3_Y_MODIFY() bfin_read32(DMA3_YMOD)
-#define bfin_write_DMA3_Y_MODIFY(val) bfin_write32(DMA3_YMOD, val)
-#define bfin_read_DMA3_CURR_DESC_PTR() bfin_readPTR(DMA3_DSCPTR_CUR)
-#define bfin_write_DMA3_CURR_DESC_PTR(val) bfin_writePTR(DMA3_DSCPTR_CUR, val)
-#define bfin_read_DMA3_CURR_ADDR() bfin_readPTR(DMA3_ADDR_CUR)
-#define bfin_write_DMA3_CURR_ADDR(val) bfin_writePTR(DMA3_ADDR_CUR, val)
-#define bfin_read_DMA3_IRQ_STATUS() bfin_read32(DMA3_STAT)
-#define bfin_write_DMA3_IRQ_STATUS(val) bfin_write32(DMA3_STAT, val)
-#define bfin_read_DMA3_CURR_X_COUNT() bfin_read32(DMA3_XCNT_CUR)
-#define bfin_write_DMA3_CURR_X_COUNT(val) bfin_write32(DMA3_XCNT_CUR, val)
-#define bfin_read_DMA3_CURR_Y_COUNT() bfin_read32(DMA3_YCNT_CUR)
-#define bfin_write_DMA3_CURR_Y_COUNT(val) bfin_write32(DMA3_YCNT_CUR, val)
-#define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_DSCPTR_NXT)
-#define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_DSCPTR_NXT, val)
-#define bfin_read_DMA4_START_ADDR() bfin_readPTR(DMA4_ADDRSTART)
-#define bfin_write_DMA4_START_ADDR(val) bfin_writePTR(DMA4_ADDRSTART, val)
-#define bfin_read_DMA4_CONFIG() bfin_read32(DMA4_CFG)
-#define bfin_write_DMA4_CONFIG(val) bfin_write32(DMA4_CFG, val)
-#define bfin_read_DMA4_X_COUNT() bfin_read32(DMA4_XCNT)
-#define bfin_write_DMA4_X_COUNT(val) bfin_write32(DMA4_XCNT, val)
-#define bfin_read_DMA4_X_MODIFY() bfin_read32(DMA4_XMOD)
-#define bfin_write_DMA4_X_MODIFY(val) bfin_write32(DMA4_XMOD, val)
-#define bfin_read_DMA4_Y_COUNT() bfin_read32(DMA4_YCNT)
-#define bfin_write_DMA4_Y_COUNT(val) bfin_write32(DMA4_YCNT, val)
-#define bfin_read_DMA4_Y_MODIFY() bfin_read32(DMA4_YMOD)
-#define bfin_write_DMA4_Y_MODIFY(val) bfin_write32(DMA4_YMOD, val)
-#define bfin_read_DMA4_CURR_DESC_PTR() bfin_readPTR(DMA4_DSCPTR_CUR)
-#define bfin_write_DMA4_CURR_DESC_PTR(val) bfin_writePTR(DMA4_DSCPTR_CUR, val)
-#define bfin_read_DMA4_CURR_ADDR() bfin_readPTR(DMA4_ADDR_CUR)
-#define bfin_write_DMA4_CURR_ADDR(val) bfin_writePTR(DMA4_ADDR_CUR, val)
-#define bfin_read_DMA4_IRQ_STATUS() bfin_read32(DMA4_STAT)
-#define bfin_write_DMA4_IRQ_STATUS(val) bfin_write32(DMA4_STAT, val)
-#define bfin_read_DMA4_CURR_X_COUNT() bfin_read32(DMA4_XCNT_CUR)
-#define bfin_write_DMA4_CURR_X_COUNT(val) bfin_write32(DMA4_XCNT_CUR, val)
-#define bfin_read_DMA4_CURR_Y_COUNT() bfin_read32(DMA4_YCNT_CUR)
-#define bfin_write_DMA4_CURR_Y_COUNT(val) bfin_write32(DMA4_YCNT_CUR, val)
-#define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_DSCPTR_NXT)
-#define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_DSCPTR_NXT, val)
-#define bfin_read_DMA5_START_ADDR() bfin_readPTR(DMA5_ADDRSTART)
-#define bfin_write_DMA5_START_ADDR(val) bfin_writePTR(DMA5_ADDRSTART, val)
-#define bfin_read_DMA5_CONFIG() bfin_read32(DMA5_CFG)
-#define bfin_write_DMA5_CONFIG(val) bfin_write32(DMA5_CFG, val)
-#define bfin_read_DMA5_X_COUNT() bfin_read32(DMA5_XCNT)
-#define bfin_write_DMA5_X_COUNT(val) bfin_write32(DMA5_XCNT, val)
-#define bfin_read_DMA5_X_MODIFY() bfin_read32(DMA5_XMOD)
-#define bfin_write_DMA5_X_MODIFY(val) bfin_write32(DMA5_XMOD, val)
-#define bfin_read_DMA5_Y_COUNT() bfin_read32(DMA5_YCNT)
-#define bfin_write_DMA5_Y_COUNT(val) bfin_write32(DMA5_YCNT, val)
-#define bfin_read_DMA5_Y_MODIFY() bfin_read32(DMA5_YMOD)
-#define bfin_write_DMA5_Y_MODIFY(val) bfin_write32(DMA5_YMOD, val)
-#define bfin_read_DMA5_CURR_DESC_PTR() bfin_readPTR(DMA5_DSCPTR_CUR)
-#define bfin_write_DMA5_CURR_DESC_PTR(val) bfin_writePTR(DMA5_DSCPTR_CUR, val)
-#define bfin_read_DMA5_CURR_ADDR() bfin_readPTR(DMA5_ADDR_CUR)
-#define bfin_write_DMA5_CURR_ADDR(val) bfin_writePTR(DMA5_ADDR_CUR, val)
-#define bfin_read_DMA5_IRQ_STATUS() bfin_read32(DMA5_STAT)
-#define bfin_write_DMA5_IRQ_STATUS(val) bfin_write32(DMA5_STAT, val)
-#define bfin_read_DMA5_CURR_X_COUNT() bfin_read32(DMA5_XCNT_CUR)
-#define bfin_write_DMA5_CURR_X_COUNT(val) bfin_write32(DMA5_XCNT_CUR, val)
-#define bfin_read_DMA5_CURR_Y_COUNT() bfin_read32(DMA5_YCNT_CUR)
-#define bfin_write_DMA5_CURR_Y_COUNT(val) bfin_write32(DMA5_YCNT_CUR, val)
-#define bfin_read_DMA6_NEXT_DESC_PTR() bfin_read32(DMA6_DSCPTR_NXT)
-#define bfin_write_DMA6_NEXT_DESC_PTR(val) bfin_write32(DMA6_DSCPTR_NXT, val)
-#define bfin_read_DMA6_START_ADDR() bfin_readPTR(DMA6_ADDRSTART)
-#define bfin_write_DMA6_START_ADDR(val) bfin_writePTR(DMA6_ADDRSTART, val)
-#define bfin_read_DMA6_CONFIG() bfin_read32(DMA6_CFG)
-#define bfin_write_DMA6_CONFIG(val) bfin_write32(DMA6_CFG, val)
-#define bfin_read_DMA6_X_COUNT() bfin_read32(DMA6_XCNT)
-#define bfin_write_DMA6_X_COUNT(val) bfin_write32(DMA6_XCNT, val)
-#define bfin_read_DMA6_X_MODIFY() bfin_read32(DMA6_XMOD)
-#define bfin_write_DMA6_X_MODIFY(val) bfin_write32(DMA6_XMOD, val)
-#define bfin_read_DMA6_Y_COUNT() bfin_read32(DMA6_YCNT)
-#define bfin_write_DMA6_Y_COUNT(val) bfin_write32(DMA6_YCNT, val)
-#define bfin_read_DMA6_Y_MODIFY() bfin_read32(DMA6_YMOD)
-#define bfin_write_DMA6_Y_MODIFY(val) bfin_write32(DMA6_YMOD, val)
-#define bfin_read_DMA6_CURR_DESC_PTR() bfin_readPTR(DMA6_DSCPTR_CUR)
-#define bfin_write_DMA6_CURR_DESC_PTR(val) bfin_writePTR(DMA6_DSCPTR_CUR, val)
-#define bfin_read_DMA6_CURR_ADDR() bfin_readPTR(DMA6_ADDR_CUR)
-#define bfin_write_DMA6_CURR_ADDR(val) bfin_writePTR(DMA6_ADDR_CUR, val)
-#define bfin_read_DMA6_IRQ_STATUS() bfin_read32(DMA6_STAT)
-#define bfin_write_DMA6_IRQ_STATUS(val) bfin_write32(DMA6_STAT, val)
-#define bfin_read_DMA6_CURR_X_COUNT() bfin_read32(DMA6_XCNT_CUR)
-#define bfin_write_DMA6_CURR_X_COUNT(val) bfin_write32(DMA6_XCNT_CUR, val)
-#define bfin_read_DMA6_CURR_Y_COUNT() bfin_read32(DMA6_YCNT_CUR)
-#define bfin_write_DMA6_CURR_Y_COUNT(val) bfin_write32(DMA6_YCNT_CUR, val)
-#define bfin_read_DMA7_NEXT_DESC_PTR() bfin_readPTR(DMA7_DSCPTR_NXT)
-#define bfin_write_DMA7_NEXT_DESC_PTR(val) bfin_writePTR(DMA7_DSCPTR_NXT, val)
-#define bfin_read_DMA7_START_ADDR() bfin_readPTR(DMA7_ADDRSTART)
-#define bfin_write_DMA7_START_ADDR(val) bfin_writePTR(DMA7_ADDRSTART, val)
-#define bfin_read_DMA7_CONFIG() bfin_read32(DMA7_CFG)
-#define bfin_write_DMA7_CONFIG(val) bfin_write32(DMA7_CFG, val)
-#define bfin_read_DMA7_X_COUNT() bfin_read32(DMA7_XCNT)
-#define bfin_write_DMA7_X_COUNT(val) bfin_write32(DMA7_XCNT, val)
-#define bfin_read_DMA7_X_MODIFY() bfin_read32(DMA7_XMOD)
-#define bfin_write_DMA7_X_MODIFY(val) bfin_write32(DMA7_XMOD, val)
-#define bfin_read_DMA7_Y_COUNT() bfin_read32(DMA7_YCNT)
-#define bfin_write_DMA7_Y_COUNT(val) bfin_write32(DMA7_YCNT, val)
-#define bfin_read_DMA7_Y_MODIFY() bfin_read32(DMA7_YMOD)
-#define bfin_write_DMA7_Y_MODIFY(val) bfin_write32(DMA7_YMOD, val)
-#define bfin_read_DMA7_CURR_DESC_PTR() bfin_readPTR(DMA7_DSCPTR_CUR)
-#define bfin_write_DMA7_CURR_DESC_PTR(val) bfin_writePTR(DMA7_DSCPTR_CUR, val)
-#define bfin_read_DMA7_CURR_ADDR() bfin_readPTR(DMA7_ADDR_CUR)
-#define bfin_write_DMA7_CURR_ADDR(val) bfin_writePTR(DMA7_ADDR_CUR, val)
-#define bfin_read_DMA7_IRQ_STATUS() bfin_read32(DMA7_STAT)
-#define bfin_write_DMA7_IRQ_STATUS(val) bfin_write32(DMA7_STAT, val)
-#define bfin_read_DMA7_CURR_X_COUNT() bfin_read32(DMA7_XCNT_CUR)
-#define bfin_write_DMA7_CURR_X_COUNT(val) bfin_write32(DMA7_XCNT_CUR, val)
-#define bfin_read_DMA7_CURR_Y_COUNT() bfin_read32(DMA7_YCNT_CUR)
-#define bfin_write_DMA7_CURR_Y_COUNT(val) bfin_write32(DMA7_YCNT_CUR, val)
-#define bfin_read_DMA8_NEXT_DESC_PTR() bfin_readPTR(DMA8_DSCPTR_NXT)
-#define bfin_write_DMA8_NEXT_DESC_PTR(val) bfin_writePTR(DMA8_DSCPTR_NXT, val)
-#define bfin_read_DMA8_START_ADDR() bfin_readPTR(DMA8_ADDRSTART)
-#define bfin_write_DMA8_START_ADDR(val) bfin_writePTR(DMA8_ADDRSTART, val)
-#define bfin_read_DMA8_CONFIG() bfin_read32(DMA8_CFG)
-#define bfin_write_DMA8_CONFIG(val) bfin_write32(DMA8_CFG, val)
-#define bfin_read_DMA8_X_COUNT() bfin_read32(DMA8_XCNT)
-#define bfin_write_DMA8_X_COUNT(val) bfin_write32(DMA8_XCNT, val)
-#define bfin_read_DMA8_X_MODIFY() bfin_read32(DMA8_XMOD)
-#define bfin_write_DMA8_X_MODIFY(val) bfin_write32(DMA8_XMOD, val)
-#define bfin_read_DMA8_Y_COUNT() bfin_read32(DMA8_YCNT)
-#define bfin_write_DMA8_Y_COUNT(val) bfin_write32(DMA8_YCNT, val)
-#define bfin_read_DMA8_Y_MODIFY() bfin_read32(DMA8_YMOD)
-#define bfin_write_DMA8_Y_MODIFY(val) bfin_write32(DMA8_YMOD, val)
-#define bfin_read_DMA8_CURR_DESC_PTR() bfin_readPTR(DMA8_DSCPTR_CUR)
-#define bfin_write_DMA8_CURR_DESC_PTR(val) bfin_writePTR(DMA8_DSCPTR_CUR, val)
-#define bfin_read_DMA8_CURR_ADDR() bfin_readPTR(DMA8_ADDR_CUR)
-#define bfin_write_DMA8_CURR_ADDR(val) bfin_writePTR(DMA8_ADDR_CUR, val)
-#define bfin_read_DMA8_IRQ_STATUS() bfin_read32(DMA8_STAT)
-#define bfin_write_DMA8_IRQ_STATUS(val) bfin_write32(DMA8_STAT, val)
-#define bfin_read_DMA8_CURR_X_COUNT() bfin_read32(DMA8_XCNT_CUR)
-#define bfin_write_DMA8_CURR_X_COUNT(val) bfin_write32(DMA8_XCNT_CUR, val)
-#define bfin_read_DMA8_CURR_Y_COUNT() bfin_read32(DMA8_YCNT_CUR)
-#define bfin_write_DMA8_CURR_Y_COUNT(val) bfin_write32(DMA8_YCNT_CUR, val)
-#define bfin_read_DMA9_NEXT_DESC_PTR() bfin_readPTR(DMA9_DSCPTR_NXT)
-#define bfin_write_DMA9_NEXT_DESC_PTR(val) bfin_writePTR(DMA9_DSCPTR_NXT, val)
-#define bfin_read_DMA9_START_ADDR() bfin_readPTR(DMA9_ADDRSTART)
-#define bfin_write_DMA9_START_ADDR(val) bfin_writePTR(DMA9_ADDRSTART, val)
-#define bfin_read_DMA9_CONFIG() bfin_read32(DMA9_CFG)
-#define bfin_write_DMA9_CONFIG(val) bfin_write32(DMA9_CFG, val)
-#define bfin_read_DMA9_X_COUNT() bfin_read32(DMA9_XCNT)
-#define bfin_write_DMA9_X_COUNT(val) bfin_write32(DMA9_XCNT, val)
-#define bfin_read_DMA9_X_MODIFY() bfin_read32(DMA9_XMOD)
-#define bfin_write_DMA9_X_MODIFY(val) bfin_write32(DMA9_XMOD, val)
-#define bfin_read_DMA9_Y_COUNT() bfin_read32(DMA9_YCNT)
-#define bfin_write_DMA9_Y_COUNT(val) bfin_write32(DMA9_YCNT, val)
-#define bfin_read_DMA9_Y_MODIFY() bfin_read32(DMA9_YMOD)
-#define bfin_write_DMA9_Y_MODIFY(val) bfin_write32(DMA9_YMOD, val)
-#define bfin_read_DMA9_CURR_DESC_PTR() bfin_readPTR(DMA9_DSCPTR_CUR)
-#define bfin_write_DMA9_CURR_DESC_PTR(val) bfin_writePTR(DMA9_DSCPTR_CUR, val)
-#define bfin_read_DMA9_CURR_ADDR() bfin_readPTR(DMA9_ADDR_CUR)
-#define bfin_write_DMA9_CURR_ADDR(val) bfin_writePTR(DMA9_ADDR_CUR, val)
-#define bfin_read_DMA9_IRQ_STATUS() bfin_read32(DMA9_STAT)
-#define bfin_write_DMA9_IRQ_STATUS(val) bfin_write32(DMA9_STAT, val)
-#define bfin_read_DMA9_CURR_X_COUNT() bfin_read32(DMA9_XCNT_CUR)
-#define bfin_write_DMA9_CURR_X_COUNT(val) bfin_write32(DMA9_XCNT_CUR, val)
-#define bfin_read_DMA9_CURR_Y_COUNT() bfin_read32(DMA9_YCNT_CUR)
-#define bfin_write_DMA9_CURR_Y_COUNT(val) bfin_write32(DMA9_YCNT_CUR, val)
 #define bfin_read_DMA10_NEXT_DESC_PTR() bfin_readPTR(DMA10_DSCPTR_NXT)
 #define bfin_write_DMA10_NEXT_DESC_PTR(val) bfin_writePTR(DMA10_DSCPTR_NXT, val)
 #define bfin_read_DMA10_START_ADDR() bfin_readPTR(DMA10_ADDRSTART)
@@ -350,126 +111,6 @@
 #define bfin_write_DMA10_CURR_X_COUNT(val) bfin_write32(DMA10_XCNT_CUR, val)
 #define bfin_read_DMA10_CURR_Y_COUNT() bfin_read32(DMA10_YCNT_CUR)
 #define bfin_write_DMA10_CURR_Y_COUNT(val) bfin_write32(DMA10_YCNT_CUR, val)
-#define bfin_read_DMA11_NEXT_DESC_PTR() bfin_readPTR(DMA11_DSCPTR_NXT)
-#define bfin_write_DMA11_NEXT_DESC_PTR(val) bfin_writePTR(DMA11_DSCPTR_NXT, val)
-#define bfin_read_DMA11_START_ADDR() bfin_readPTR(DMA11_ADDRSTART)
-#define bfin_write_DMA11_START_ADDR(val) bfin_writePTR(DMA11_ADDRSTART, val)
-#define bfin_read_DMA11_CONFIG() bfin_read32(DMA11_CFG)
-#define bfin_write_DMA11_CONFIG(val) bfin_write32(DMA11_CFG, val)
-#define bfin_read_DMA11_X_COUNT() bfin_read32(DMA11_XCNT)
-#define bfin_write_DMA11_X_COUNT(val) bfin_write32(DMA11_XCNT, val)
-#define bfin_read_DMA11_X_MODIFY() bfin_read32(DMA11_XMOD)
-#define bfin_write_DMA11_X_MODIFY(val) bfin_write32(DMA11_XMOD, val)
-#define bfin_read_DMA11_Y_COUNT() bfin_read32(DMA11_YCNT)
-#define bfin_write_DMA11_Y_COUNT(val) bfin_write32(DMA11_YCNT, val)
-#define bfin_read_DMA11_Y_MODIFY() bfin_read32(DMA11_YMOD)
-#define bfin_write_DMA11_Y_MODIFY(val) bfin_write32(DMA11_YMOD, val)
-#define bfin_read_DMA11_CURR_DESC_PTR() bfin_readPTR(DMA11_DSCPTR_CUR)
-#define bfin_write_DMA11_CURR_DESC_PTR(val) bfin_writePTR(DMA11_DSCPTR_CUR, val)
-#define bfin_read_DMA11_CURR_ADDR() bfin_readPTR(DMA11_ADDR_CUR)
-#define bfin_write_DMA11_CURR_ADDR(val) bfin_writePTR(DMA11_ADDR_CUR, val)
-#define bfin_read_DMA11_IRQ_STATUS() bfin_read32(DMA11_STAT)
-#define bfin_write_DMA11_IRQ_STATUS(val) bfin_write32(DMA11_STAT, val)
-#define bfin_read_DMA11_CURR_X_COUNT() bfin_read32(DMA11_XCNT_CUR)
-#define bfin_write_DMA11_CURR_X_COUNT(val) bfin_write32(DMA11_XCNT_CUR, val)
-#define bfin_read_DMA11_CURR_Y_COUNT() bfin_read32(DMA11_YCNT_CUR)
-#define bfin_write_DMA11_CURR_Y_COUNT(val) bfin_write32(DMA11_YCNT_CUR, val)
-#define bfin_read_MDMA_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA_S0_DSCPTR_NXT)
-#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S0_DSCPTR_NXT, val)
-#define bfin_read_MDMA_S0_START_ADDR() bfin_readPTR(MDMA_S0_ADDRSTART)
-#define bfin_write_MDMA_S0_START_ADDR(val) bfin_writePTR(MDMA_S0_ADDRSTART, val)
-#define bfin_read_MDMA_S0_CONFIG() bfin_read32(MDMA_S0_CFG)
-#define bfin_write_MDMA_S0_CONFIG(val) bfin_write32(MDMA_S0_CFG, val)
-#define bfin_read_MDMA_S0_X_COUNT() bfin_read32(MDMA_S0_XCNT)
-#define bfin_write_MDMA_S0_X_COUNT(val) bfin_write32(MDMA_S0_XCNT, val)
-#define bfin_read_MDMA_S0_X_MODIFY() bfin_read32(MDMA_S0_XMOD)
-#define bfin_write_MDMA_S0_X_MODIFY(val) bfin_write32(MDMA_S0_XMOD, val)
-#define bfin_read_MDMA_S0_Y_COUNT() bfin_read32(MDMA_S0_YCNT)
-#define bfin_write_MDMA_S0_Y_COUNT(val) bfin_write32(MDMA_S0_YCNT, val)
-#define bfin_read_MDMA_S0_Y_MODIFY() bfin_read32(MDMA_S0_YMOD)
-#define bfin_write_MDMA_S0_Y_MODIFY(val) bfin_write32(MDMA_S0_YMOD, val)
-#define bfin_read_MDMA_S0_CURR_DESC_PTR() bfin_readPTR(MDMA_S0_DSCPTR_CUR)
-#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S0_DSCPTR_CUR, val)
-#define bfin_read_MDMA_S0_CURR_ADDR() bfin_readPTR(MDMA_S0_ADDR_CUR)
-#define bfin_write_MDMA_S0_CURR_ADDR(val) bfin_writePTR(MDMA_S0_ADDR_CUR, val)
-#define bfin_read_MDMA_S0_IRQ_STATUS() bfin_read32(MDMA_S0_STAT)
-#define bfin_write_MDMA_S0_IRQ_STATUS(val) bfin_write32(MDMA_S0_STAT, val)
-#define bfin_read_MDMA_S0_CURR_X_COUNT() bfin_read32(MDMA_S0_XCNT_CUR)
-#define bfin_write_MDMA_S0_CURR_X_COUNT(val) bfin_write32(MDMA_S0_XCNT_CUR, val)
-#define bfin_read_MDMA_S0_CURR_Y_COUNT() bfin_read32(MDMA_S0_YCNT_CUR)
-#define bfin_write_MDMA_S0_CURR_Y_COUNT(val) bfin_write32(MDMA_S0_YCNT_CUR, val)
-#define bfin_read_MDMA_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA_D0_DSCPTR_NXT)
-#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D0_DSCPTR_NXT, val)
-#define bfin_read_MDMA_D0_START_ADDR() bfin_readPTR(MDMA_D0_ADDRSTART)
-#define bfin_write_MDMA_D0_START_ADDR(val) bfin_writePTR(MDMA_D0_ADDRSTART, val)
-#define bfin_read_MDMA_D0_CONFIG() bfin_read32(MDMA_D0_CFG)
-#define bfin_write_MDMA_D0_CONFIG(val) bfin_write32(MDMA_D0_CFG, val)
-#define bfin_read_MDMA_D0_X_COUNT() bfin_read32(MDMA_D0_XCNT)
-#define bfin_write_MDMA_D0_X_COUNT(val) bfin_write32(MDMA_D0_XCNT, val)
-#define bfin_read_MDMA_D0_X_MODIFY() bfin_read32(MDMA_D0_XMOD)
-#define bfin_write_MDMA_D0_X_MODIFY(val) bfin_write32(MDMA_D0_XMOD, val)
-#define bfin_read_MDMA_D0_Y_COUNT() bfin_read32(MDMA_D0_YCNT)
-#define bfin_write_MDMA_D0_Y_COUNT(val) bfin_write32(MDMA_D0_YCNT, val)
-#define bfin_read_MDMA_D0_Y_MODIFY() bfin_read32(MDMA_D0_YMOD)
-#define bfin_write_MDMA_D0_Y_MODIFY(val) bfin_write32(MDMA_D0_YMOD, val)
-#define bfin_read_MDMA_D0_CURR_DESC_PTR() bfin_readPTR(MDMA_D0_DSCPTR_CUR)
-#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D0_DSCPTR_CUR, val)
-#define bfin_read_MDMA_D0_CURR_ADDR() bfin_readPTR(MDMA_D0_ADDR_CUR)
-#define bfin_write_MDMA_D0_CURR_ADDR(val) bfin_writePTR(MDMA_D0_ADDR_CUR, val)
-#define bfin_read_MDMA_D0_IRQ_STATUS() bfin_read32(MDMA_D0_STAT)
-#define bfin_write_MDMA_D0_IRQ_STATUS(val) bfin_write32(MDMA_D0_STAT, val)
-#define bfin_read_MDMA_D0_CURR_X_COUNT() bfin_read32(MDMA_D0_XCNT_CUR)
-#define bfin_write_MDMA_D0_CURR_X_COUNT(val) bfin_write32(MDMA_D0_XCNT_CUR, val)
-#define bfin_read_MDMA_D0_CURR_Y_COUNT() bfin_read32(MDMA_D0_YCNT_CUR)
-#define bfin_write_MDMA_D0_CURR_Y_COUNT(val) bfin_write32(MDMA_D0_YCNT_CUR, val)
-#define bfin_read_MDMA_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA_S1_DSCPTR_NXT)
-#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S1_DSCPTR_NXT, val)
-#define bfin_read_MDMA_S1_START_ADDR() bfin_readPTR(MDMA_S1_ADDRSTART)
-#define bfin_write_MDMA_S1_START_ADDR(val) bfin_writePTR(MDMA_S1_ADDRSTART, val)
-#define bfin_read_MDMA_S1_CONFIG() bfin_read32(MDMA_S1_CFG)
-#define bfin_write_MDMA_S1_CONFIG(val) bfin_write32(MDMA_S1_CFG, val)
-#define bfin_read_MDMA_S1_X_COUNT() bfin_read32(MDMA_S1_XCNT)
-#define bfin_write_MDMA_S1_X_COUNT(val) bfin_write32(MDMA_S1_XCNT, val)
-#define bfin_read_MDMA_S1_X_MODIFY() bfin_read32(MDMA_S1_XMOD)
-#define bfin_write_MDMA_S1_X_MODIFY(val) bfin_write32(MDMA_S1_XMOD, val)
-#define bfin_read_MDMA_S1_Y_COUNT() bfin_read32(MDMA_S1_YCNT)
-#define bfin_write_MDMA_S1_Y_COUNT(val) bfin_write32(MDMA_S1_YCNT, val)
-#define bfin_read_MDMA_S1_Y_MODIFY() bfin_read32(MDMA_S1_YMOD)
-#define bfin_write_MDMA_S1_Y_MODIFY(val) bfin_write32(MDMA_S1_YMOD, val)
-#define bfin_read_MDMA_S1_CURR_DESC_PTR() bfin_readPTR(MDMA_S1_DSCPTR_CUR)
-#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S1_DSCPTR_CUR, val)
-#define bfin_read_MDMA_S1_CURR_ADDR() bfin_readPTR(MDMA_S1_ADDR_CUR)
-#define bfin_write_MDMA_S1_CURR_ADDR(val) bfin_writePTR(MDMA_S1_ADDR_CUR, val)
-#define bfin_read_MDMA_S1_IRQ_STATUS() bfin_read32(MDMA_S1_STAT)
-#define bfin_write_MDMA_S1_IRQ_STATUS(val) bfin_write32(MDMA_S1_STAT, val)
-#define bfin_read_MDMA_S1_CURR_X_COUNT() bfin_read32(MDMA_S1_XCNT_CUR)
-#define bfin_write_MDMA_S1_CURR_X_COUNT(val) bfin_write32(MDMA_S1_XCNT_CUR, val)
-#define bfin_read_MDMA_S1_CURR_Y_COUNT() bfin_read32(MDMA_S1_YCNT_CUR)
-#define bfin_write_MDMA_S1_CURR_Y_COUNT(val) bfin_write32(MDMA_S1_YCNT_CUR, val)
-#define bfin_read_MDMA_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA_D1_DSCPTR_NXT)
-#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D1_DSCPTR_NXT, val)
-#define bfin_read_MDMA_D1_START_ADDR() bfin_readPTR(MDMA_D1_ADDRSTART)
-#define bfin_write_MDMA_D1_START_ADDR(val) bfin_writePTR(MDMA_D1_ADDRSTART, val)
-#define bfin_read_MDMA_D1_CONFIG() bfin_read32(MDMA_D1_CFG)
-#define bfin_write_MDMA_D1_CONFIG(val) bfin_write32(MDMA_D1_CFG, val)
-#define bfin_read_MDMA_D1_X_COUNT() bfin_read32(MDMA_D1_XCNT)
-#define bfin_write_MDMA_D1_X_COUNT(val) bfin_write32(MDMA_D1_XCNT, val)
-#define bfin_read_MDMA_D1_X_MODIFY() bfin_read32(MDMA_D1_XMOD)
-#define bfin_write_MDMA_D1_X_MODIFY(val) bfin_write32(MDMA_D1_XMOD, val)
-#define bfin_read_MDMA_D1_Y_COUNT() bfin_read32(MDMA_D1_YCNT)
-#define bfin_write_MDMA_D1_Y_COUNT(val) bfin_write32(MDMA_D1_YCNT, val)
-#define bfin_read_MDMA_D1_Y_MODIFY() bfin_read32(MDMA_D1_YMOD)
-#define bfin_write_MDMA_D1_Y_MODIFY(val) bfin_write32(MDMA_D1_YMOD, val)
-#define bfin_read_MDMA_D1_CURR_DESC_PTR() bfin_readPTR(MDMA_D1_DSCPTR_CUR)
-#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D1_DSCPTR_CUR, val)
-#define bfin_read_MDMA_D1_CURR_ADDR() bfin_readPTR(MDMA_D1_ADDR_CUR)
-#define bfin_write_MDMA_D1_CURR_ADDR(val) bfin_writePTR(MDMA_D1_ADDR_CUR, val)
-#define bfin_read_MDMA_D1_IRQ_STATUS() bfin_read32(MDMA_D1_STAT)
-#define bfin_write_MDMA_D1_IRQ_STATUS(val) bfin_write32(MDMA_D1_STAT, val)
-#define bfin_read_MDMA_D1_CURR_X_COUNT() bfin_read32(MDMA_D1_XCNT_CUR)
-#define bfin_write_MDMA_D1_CURR_X_COUNT(val) bfin_write32(MDMA_D1_XCNT_CUR, val)
-#define bfin_read_MDMA_D1_CURR_Y_COUNT() bfin_read32(MDMA_D1_YCNT_CUR)
-#define bfin_write_MDMA_D1_CURR_Y_COUNT(val) bfin_write32(MDMA_D1_YCNT_CUR, val)
 
 #define bfin_read_WDOG_CNT() bfin_read32(WDOG_CNT)
 #define bfin_write_WDOG_CNT(val) bfin_write32(WDOG_CNT, val)
_______________________________________________
U-Boot-commits mailing list
U-Boot-commits@blackfin.uclinux.org
https://blackfin.uclinux.org/mailman/listinfo/u-boot-commits

Reply via email to