Configure pinmux for SPI4 controller.

Signed-off-by: Allen Martin <[email protected]>
---
 board/nvidia/dalmore/pinmux-config-dalmore.h |    9 ++++++---
 1 file changed, 6 insertions(+), 3 deletions(-)

diff --git a/board/nvidia/dalmore/pinmux-config-dalmore.h 
b/board/nvidia/dalmore/pinmux-config-dalmore.h
index 3dd47da..b337119 100644
--- a/board/nvidia/dalmore/pinmux-config-dalmore.h
+++ b/board/nvidia/dalmore/pinmux-config-dalmore.h
@@ -225,6 +225,12 @@ static struct pingroup_config tegra114_pinmux_common[] = {
        DEFAULT_PINMUX(SPI2_SCK,        GMI,      NORMAL, NORMAL,   INPUT),
        DEFAULT_PINMUX(GPIO_PBB4,       VGP4,     NORMAL, NORMAL,   INPUT),
        DEFAULT_PINMUX(KB_ROW8,         KBC,      UP,     NORMAL,   INPUT),
+
+       /* SPI */
+       DEFAULT_PINMUX(GMI_AD5,         SPI4,     NORMAL, NORMAL,   OUTPUT),
+       DEFAULT_PINMUX(GMI_AD6,         SPI4,     NORMAL, NORMAL,   OUTPUT),
+       DEFAULT_PINMUX(GMI_AD7,         SPI4,     NORMAL, NORMAL,   INPUT),
+       DEFAULT_PINMUX(GMI_CS6_N,       SPI4,     NORMAL, NORMAL,   OUTPUT),
 };
 
 static struct pingroup_config unused_pins_lowpower[] = {
@@ -237,9 +243,6 @@ static struct pingroup_config unused_pins_lowpower[] = {
        DEFAULT_PINMUX(GMI_AD2,         NAND,     NORMAL, TRISTATE, INPUT),
        DEFAULT_PINMUX(GMI_AD3,         NAND,     NORMAL, TRISTATE, INPUT),
        DEFAULT_PINMUX(GMI_AD4,         NAND,     NORMAL, TRISTATE, INPUT),
-       DEFAULT_PINMUX(GMI_AD5,         NAND,     NORMAL, TRISTATE, INPUT),
-       DEFAULT_PINMUX(GMI_AD6,         NAND,     NORMAL, TRISTATE, INPUT),
-       DEFAULT_PINMUX(GMI_AD7,         NAND,     NORMAL, TRISTATE, INPUT),
        DEFAULT_PINMUX(GMI_AD9,         PWM1,     NORMAL, TRISTATE, OUTPUT),
        DEFAULT_PINMUX(GMI_AD11,        NAND,     NORMAL, TRISTATE, OUTPUT),
        DEFAULT_PINMUX(GMI_AD13,        NAND,     UP,     NORMAL,   INPUT),
-- 
1.7.10.4

_______________________________________________
U-Boot mailing list
[email protected]
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to